

TDP142 DisplayPort™ 8.1Gbps 线性转接驱动器

1 特性

- DisplayPort™1.4 高达 8.1Gbps (HBR3)
- 超低功耗架构
- 具有高达 14dB 均衡功能的线性转接驱动器
- 透明呈现 DisplayPort 链路训练
- 可通过 GPIO 或 I²C 进行配置
- 支持热插拔
- 支持 DisplayPort 双模标准版本 1.1 (交流耦合 HDMI)
- 工业级温度范围: -40°C 至 85°C (TDP142I)
- 商业级温度范围: 0°C 至 70°C (TDP142)
- 4mm x 6mm、0.4mm 间距 WQFN 封装

2 应用

- 平板电脑、笔记本电脑、台式电脑、PC
- 有源电缆
- 监视器
- 扩展坞

3 说明

TDP142 是一款能够嗅探 AUX 和 HPD 信号的 DisplayPort™(DP) 线性转接驱动器。该器件符合 VESA DisplayPort 标准版本 1.4, 支持 1-4 通道主链路接口, 以符合 HBR3 标准的速率 (每个通道 8.1Gbps) 发送信号。此外, 该器件与位置无关。它可置于源设备、电缆或接收设备内, 从而为总体链路预算有效提供“负损耗”分量。


TDP142 提供多个接收线性均衡级别, 用于补偿线缆或电路板走线中因码间串扰 (ISI) 而产生的损耗。该器件由 3.3V 单电源供电, 支持商业级温度范围 (TDP142) 和工业级温度范围 (TDP142I)。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TDP142	WQFN (40)	4.00mm x 6.00mm
TDP142I	WQFN (40)	4.00mm x 6.00mm

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

简化电路原理图



显示屏



目录


1	特性	1	8.3	Feature Description	12
2	应用	1	8.4	Device Functional Modes	13
3	说明	1	8.5	Programming	15
4	修订历史记录	2	8.6	Register Maps	17
5	Pin Configuration and Functions	3	9	Application and Implementation	20
6	Specifications	5	9.1	Application Information	20
6.1	Absolute Maximum Ratings	5	9.2	Typical Application	22
6.2	ESD Ratings	5	10	Power Supply Recommendations	25
6.3	Recommended Operating Conditions	5	11	Layout	26
6.4	Thermal Information	5	11.1	Layout Guidelines	26
6.5	Power Supply Characteristics	6	11.2	Layout Example	26
6.6	DC Electrical Characteristics	6	12	器件和文档支持	28
6.7	AC Electrical Characteristics	7	12.1	相关链接	28
6.8	Timing Requirements	8	12.2	接收文档更新通知	28
6.9	Switching Characteristics	8	12.3	社区资源	28
6.10	Typical Characteristics	9	12.4	商标	28
7	Parameter Measurement Information	10	12.5	静电放电警告	28
8	Detailed Description	11	12.6	Glossary	28
8.1	Overview	11	13	机械、封装和可订购信息	28
8.2	Functional Block Diagram	11			

4 修订历史记录

Changes from Revision B (August 2018) to Revision C	Page
• Added following to pin 11 description: If I2C_EN = “F”, then this pin must be set to “F” or “0”.	3
Changes from Revision A (October 2017) to Revision B	Page
• Changed the appearance of the pinout image in the Pin Configuration and Function section	3
• Added Note 2 To pins 29 and 32 in the <i>Pin Functions</i> table.....	4
Changes from Original (September 2017) to Revision A	Page
• Changed the Human-body model (HBM) value From: ± 6000 To: ± 5000 in the <i>ESD Ratings</i>	5

5 Pin Configuration and Functions

**RNQ Package
40-Pin (WQFN)
Top View**



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VCC	1, 6, 20, 28	P	3.3-V Power Supply.
DPEQ1	2	4 Level I	DisplayPort Receiver EQ control. This along with DPEQ0 will select the DisplayPort receiver equalization gain. Refer to 表 2 for equalization settings.
RSVD1	3	I	Reserved. ⁽¹⁾
RSVD2	4	O	Reserved. ⁽¹⁾
RSVD3	5	O	Reserved. ⁽¹⁾
RSVD4	7	I	Reserved. ⁽¹⁾
RSVD5	8	I	Reserved. ⁽¹⁾
INDP0p	9	I	DP Differential positive input for DisplayPort Lane 0.
INDP0n	10	I	DP Differential negative input for DisplayPort Lane 0.
A0	11	4 Level I	When I2C_EN = 0, leave the pin unconnected. When I2C_EN is not '0', this pin will also set the TDP142 I ² C address. See 表 4. If I2C_EN = "F", then this pin must be set to "F" or "0".
INDP1p	12	Diff I	DP Differential positive input for DisplayPort Lane 1.
INDP1n	13	Diff I	DP Differential negative input for DisplayPort Lane 1.
DPEQ0/A1	14	4 Level I	DisplayPort Receiver EQ control. This along with DPEQ1 will select the DisplayPort receiver equalization gain. Refer to 表 2 for equalization settings. When I2C_EN is not '0', this pin will also set the TDP142 I ² C address. See 表 4.
INDP2p	15	Diff I	DP Differential positive input for DisplayPort Lane 2.
INDP2n	16	Diff I	DP Differential negative input for DisplayPort Lane 2.

(1) Leave unconnected on PCB.

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
I2C_EN	17	4 Level I	I ² C Programming Mode or GPIO Programming Select. I2C is only disabled when this pin is '0'. 0 = GPIO mode (I ² C disabled). R = TI Test Mode (I ² C enabled at 3.3 V). F = I ² C enabled at 1.8 V. 1 = I ² C enabled at 3.3 V.
INDP3p	18	Diff I	DP Differential positive input for DisplayPort Lane 3.
INDP3n	19	Diff I	DP Differential negative input for DisplayPort Lane 3.
TEST1/SCL	21	2 Level I	When I2C_EN='0', pull down with 10k or directly connect to ground. Otherwise this pin is I ² C clock. . When used for I ² C clock pullup to I ² C master's VCC I ² C supply.
TEST2/SDA	22	2 Level I	When I2C_EN='0' , pull down with 10k or directly connect to ground. Otherwise this pin is I ² C data. When used for I ² C data pullup to I ² C master's VCC I ² C supply.
DPEN/HPDIN	23	2 Level I (Failsafe) (PD)	DP Enable Pin. When I2C_EN = '0', this pin will enable or disable DisplayPort functionality. Otherwise, when I2C_EN is not "0", DisplayPort functionality is enabled and disabled through I ² C registers. L = DisplayPort Disabled. (Pull-down with 10k resistor) H = DisplayPort Enabled. (Pull-up with 10k resistor) When I2C_EN is not "0" this pin is an input for Hot Plug Detect (HPD) received from DisplayPort sink. When this HPDIN is low for greater than 2 ms, all DisplayPort lanes are disabled.
AUXp	24	I/O, CMOS	This pin along with AUXN is used by the TDP142 for AUX snooping. See the Application and Implementation section for more detail.
AUXn	25	I/O, CMOS	This pin along with AUXP is used by the TDP142 for AUX snooping. See the Application and Implementation section for more detail.
RSVD6	26	I/O, CMOS	Reserved. ⁽¹⁾
RSVD7	27	I/O, CMOS	Reserved. ⁽¹⁾
SNOOPENZ/RSVD8	29 ⁽²⁾	I/O (PD)	When I2C_EN != 0, this pin is reserved. When I2C_EN = 0 , this pin is SNOOPENZ (L = AUX snoop enabled and H = AUX snoop disabled with all lanes active).
OUTDP3p	30	Diff O	DP Differential positive output for DisplayPort Lane 3.
OUTDP3n	31	Diff O	DP Differential negative output for DisplayPort Lane 3.
HPDIN/RSVD9	32 ⁽²⁾	I/O (PD)	When I2C_EN != 0, this pin is reserved. When I2C_EN = 0, this pin is an input for Hot Plug Detect received from DisplayPort sink. When HPDIN is low for greater than 2ms, all DisplayPort lanes are disabled.
OUTDP2p	33	Diff O	DP Differential positive output for DisplayPort Lane 2.
OUTDP2n	34	Diff O	DP Differential negative output for DisplayPort Lane 2.
RSVD10	35	I	Reserved. ⁽¹⁾
OUTDP1n	36	Diff O	DP Differential negative output for DisplayPort Lane 1.
OUTDP1p	37	Diff O	DP Differential positive output for DisplayPort Lane 1.
RSVD11	38	I	Reserved. ⁽¹⁾
OUTDP0n	39	Diff O	DP Differential negative output for DisplayPort Lane 0.
OUTDP0p	40	Diff O	DP Differential positive output for DisplayPort Lane 0.
GND	Thermal Pad	G	Ground.

(2) Not a fail-safe I/O. Actively driving pin high while VCC is removed results in leakage voltage on VCC pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply Voltage Range ⁽²⁾ , V_{CC}		−0.3	4	V
Voltage Range at any input or output pin	Differential voltage between positive and negative inputs	−2.5	2.5	V
	Voltage at differential inputs	−0.5	$V_{CC} + 0.5$	V
	CMOS Inputs	−0.5	$V_{CC} + 0.5$	V
Maximum junction temperature, T_J			125	°C
Storage temperature, T_{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the GND terminals.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Main power supply	3	3.3	3.6	V
	Supply Ramp Requirement			100	ms
$V_{(12C)}$	Supply that external resistors are pulled up to on SDA and SCL	1.7		3.6	V
$V_{(PSN)}$	Supply Noise on V_{CC} pins			100	mV
T_A	Operating free-air temperature		TDP142	0	°C
			TDP142I	−40	°C
				85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TDP142	UNIT
		RNQ (WQFN)	
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	9.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Supply Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_{CC(Active-DP)}$	Average active power 4 Lane DP Only	Four active DP lanes operating at 8.1 Gbps; DPEN = H; TEST2 = L;		660		mW
$P_{CC(NC)}$	Average power with no connection	No device is connected		2.4		mW
$P_{CC(Shutdown)}$	Device Shutdown	DPEN = L; TEST2 = L; I2C_EN = 0;		0.85		mW

6.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
4-State CMOS Inputs(DPEQ[1:0], I2C_EN)						
I_{IH}	High level input current	$V_{CC} = 3.6\text{ V}; V_{IN} = 3.6\text{ V}$	20		80	μA
I_{IL}	Low level input current	$V_{CC} = 3.6\text{ V}; V_{IN} = 0\text{ V}$	-160		-40	μA
4-Level V_{TH}	Threshold 0 / R	$V_{CC} = 3.3\text{ V}$		0.55		V
	Threshold R / Float	$V_{CC} = 3.3\text{ V}$		1.65		V
	Threshold Float / 1	$V_{CC} = 3.3\text{ V}$		2.7		V
R_{PU}	Internal pull-up resistance			35		k Ω
R_{PD}	Internal pull-down resistance			95		k Ω
2-State CMOS Input (DPEN, Test1, Test2, SNOOPENZ, HPDIN) DPEN, TEST1 and TEST2 are Failsafe.						
V_{IH}	High-level input voltage		2		3.6	V
V_{IL}	Low-level input voltage		0		0.8	V
R_{PD}	Internal pull-down resistance for DPEN			500		k Ω
$R_{(ENPD)}$	Internal pull-down resistance for SNOOPENZ (pin 29), and HPDIN (pin 32)			150		k Ω
I_{IH}	High-level input current	$V_{IN} = 3.6\text{ V}$	-25		25	μA
I_{IL}	Low-level input current	$V_{IN} = \text{GND}, V_{CC} = 3.6\text{ V}$	-25		25	μA
I²C Control Pins SCL, SDA						
V_{IH}	High-level input voltage	I2C_EN = 0	$0.7 \times V_{(I2C)}$		3.6	V
V_{IL}	Low-level input voltage	I2C_EN = 0	0	$0.3 \times V_{(I2C)}$		V
V_{OL}	Low-level output voltage	I2C_EN = 0; $I_{OL} = 3\text{ mA}$	0		0.4	V
I_{OL}	Low-level output current	I2C_EN = 0; $V_{OL} = 0.4\text{ V}$	20			mA
$I_{I(I2C)}$	Input current on SDA pin	$0.1 \times V_{(I2C)} < \text{Input voltage} < 3.3\text{ V}$	-10		10	μA
$C_{I(I2C)}$	Input capacitance				10	pF
$C_{(I2C_FM+_BUS)}$	I2C bus capacitance for FM+ (1MHz)				150	pF
$C_{(I2C_FM_BUS)}$	I2C bus capacitance for FM (400kHz)				150	pF
$R_{(EXT_I2C_FM+)}$	External resistors on both SDA and SCL when operating at FM+ (1MHz)	$C_{(I2C_FM+_BUS)} = 150\text{ pF}$	620	820	910	Ω
$R_{(EXT_I2C_FM)}$	External resistors on both SDA and SCL when operating at FM (400kHz)	$C_{(I2C_FM_BUS)} = 150\text{ pF}$	620	1500	2200	Ω

6.7 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DisplayPort Transmitter (OUTDP[3:0]p or OUTDP[3:0]n)						
V _{TX(DIFF-PP)}	Transmitter dynamic differential voltage swing range.		1500			mV _{PP}
V _{TX(RCV-DETECT)}	Amount of voltage change allowed during receiver detection				600	mV
V _{TX(CM-AC-PP-ACTIVE)}	Tx AC common-mode voltage active	Max mismatch from Txp + Txn for both time and amplitude			100	mV _{PP}
V _{TX(IDLE-DIFF-AC-PP)}	AC electrical idle differential peak-to-peak output voltage	At package pins	0		10	mV
V _{TX(IDLE-DIFF-DC)}	DC electrical idle differential output voltage	At package pins after low pass filter to remove AC component	0		14	mV
R _{TX(DIFF)}	Differential impedance of the driver		75		120	Ω
C _{AC(COUPLING)}	AC coupling capacitor		75		265	nF
R _{TX(CM)}	Common-mode impedance of the driver	Measured with respect to AC ground over 0–500 mV	18		30	Ω
C _{TX(PARASITIC)}	TX input capacitance for return loss	At package pins, at 2.5GHz			1.25	pF
R _{LTX(DIFF)}	Differential return loss	50 MHz – 1.25 GHz at 90 Ω	-15			dB
		2.5 GHz at 90 Ω	-12			dB
R _{LTX(CM)}	Common-mode return loss	50 MHz – 2.5 GHz at 90 Ω	-13			dB
I _{TX(SHORT)}	TX short circuit current	TX± shorted to GND			67	mA
V _{TX(DC-CM)}	Common-mode voltage bias in the transmitter (DC)		0		0	V
AC Characteristics						
Crosstalk	Differential crosstalk between TX and RX signal pairs	at 2.5 GHz	–30			dB
C _(P1dB-LF)	Low frequency 1-dB compression point	at 100 MHz, 200 mV _{PP} < V _{ID} < 2000 mV _{PP}	1300			mV _{PP}
C _(P1dB-HF)	High frequency 1-dB compression point	at 2.5 GHz, 200 mV _{PP} < V _{ID} < 2000 mV _{PP}	1300			mV _{PP}
f _{LF}	Low frequency cutoff	200 mV _{PP} < V _{ID} < 2000 mV _{PP}	20		50	kHz
	TX output deterministic jitter	200 mV _{PP} < V _{ID} < 2000 mV _{PP} , PRBS7, 5 Gbps	0.05			UIpp
		200 mV _{PP} < V _{ID} < 2000 mV _{PP} , PRBS7, 8.1 Gbps	0.08			UIpp
	TX output total jitter	200 mV _{PP} < V _{ID} < 2000 mV _{PP} , PRBS7, 5 Gbps	0.08			UIpp
		200 mV _{PP} < V _{ID} < 2000 mV _{PP} , PRBS7, 8.1 Gbps	0.135			UIpp
DisplayPort Receiver (INDP[3:0]p or INDP[3:0]n)						
V _{ID(PP)}	Peak-to-peak input differential dynamic voltage range		2000			V
V _{IC}	Input common mode voltage		0		2	V
C _(AC)	AC coupling capacitance		75		200	nF
E _{Q(DP)}	Receiver equalization	DPEQ[1:0] at 4.05 GHz			14	dB
d _R	Data rate	HBR3			8.1	Gbps
R _(ti)	Input termination resistance		80	100	120	Ω
AUXp or AUXn						
V _(AUXP_DC_CM)	AUX Channel DC common mode voltage for AUXp	V _{CC} = 3.3 V	0		0.4	V
V _(AUXN_DC_CM)	AUX Channel DC common mode voltage for AUXn	V _{CC} = 3.3 V	2.7		3.6	V

6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
t_{DIFF_DLY}	Differential Propagation Delay	See 图 7			300	ps
t_R, t_F	Output Rise/Fall time (see 图 9)	20%-80% of differential voltage measured 1 inch from the output pin	40			ps
t_{RF_MM}	Output Rise/Fall time mismatch	20%-80% of differential voltage measured 1 inch from the output pin			2.6	ps

6.9 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DPEN and HPDIN					
$t_{DPEN_DEBOUNCE}$	DPEN and HPDIN debounce time when transitioning from H to L.	2		10	ms
I²C (Refer to 图 6)					
f_{SCL}	I ² C clock frequency			1	MHz
t_{BUF}	Bus free time between START and STOP conditions	0.5			μs
t_{HDSTA}	Hold time after repeated START condition. After this period, the first clock pulse is generated	0.26			μs
t_{LOW}	Low period of the I ² C clock	0.5			μs
t_{HIGH}	High period of the I ² C clock	0.26			μs
t_{SUSTA}	Setup time for a repeated START condition	0.26			μs
t_{HDDAT}	Data hold time	0			μs
t_{SUDAT}	Data setup time	50			ns
t_R	Rise time of both SDA and SCL signals			120	ns
t_F	Fall time of both SDA and SCL signals	$20 \times (V_{(I2C)}/5.5V)$		120	ns
t_{SUSTO}	Setup time for STOP condition	0.26			μs
C_b	Capacitive load for each bus line			150	pF

6.10 Typical Characteristics




图 1. DisplayPort EQ Settings Curves




图 2. DisplayPort Linearity Curves at 4.05 GHz




图 3. Input Return Loss Performance




图 4. Output Return Loss Performance




图 5. DisplayPort HBR3 Eye-Pattern Performance with 12-inch Input PCB Trace at 8.1 Gbps

7 Parameter Measurement Information




图 6. I²C Timing Diagram Definitions




图 7. Propagation Delay




图 8. Electrical Idle Mode Exit and Entry Delay



图 9. Output Rise and Fall Times

8 Detailed Description


8.1 Overview

The TDP142 is a DisplayPort™ linear re-driver that supports up to 8.1 Gbps for each lane. Additionally, its transparency to the DP link training makes TDP142 a position independent device, suitable for source/sink or cable application.

The TDP142 helps the system to pass compliance of both transmitter and receiver for DisplayPort version 1.4 HBR3. The re-driver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. The equalization should be set based on the amount of insertion loss before the TDP142 receivers. The equalization control can be controlled by DPEQ[1:0] pins or I²C registers.

The device ultra-low-power architecture operates at a 3.3-V power supply and achieves enhanced performance. Also, it comes in a commercial temperature range and industrial temperature range.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 DisplayPort

The TDP142 supports up to 4 DisplayPort lanes at data rates up to 8.1Gbps (HBR3). The TDP142 monitors the native AUX traffic as it traverses between DisplayPort source and DisplayPort sink. For the purposes of reducing power, the TDP142 manages the number of active DisplayPort lanes based on the content of the AUX transactions. The TDP142 snoops native AUX writes to DisplayPort sink's DPCD registers 0x00101 (LANE_COUNT_SET) and 0x00600 (SET_POWER_STATE). TDP142 disables/enables lanes based on value written to LANE_COUNT_SET. The TDP142 disables all lanes when SET_POWER_STATE is in the D3. Otherwise active lanes will be based on value of LANE_COUNT_SET.

DisplayPort AUX snooping is enabled by default but can be disabled by changing the AUX_SNOOP_DISABLE register. Once AUX snoop is disabled, management of TDP142 DisplayPort lanes are controlled through various configuration registers. When TDP142 is enabled for GPIO mode (I2C_EN = "0"), the SNOOPENZ pin can be used to disable AUX snooping. When SNOOPENZ pin is high, the AUX snooping functionality is disabled and all four DisplayPort lanes will be active.

8.3.2 4-level Inputs

The TDP142 has (I2C_EN, A0, and DPEQ[1:0]) 4-level inputs pins that are used to control the equalization gain and place TDP142 into different modes of operation. These 4-level inputs utilize a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There are internal pull-up and pull-down and combine with the external resistor connection to achieve the desired voltage level.

表 1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 kΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 kΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 kΩ 5% to V _{CC} . Option 2: Tie directly to V _{CC} .

注

All four-level inputs are latched on rising edge of internal reset. After t_{cfg_hd} , the internal pull-up and pull-down resistors will be isolated in order to save power.

8.3.3 Receiver Linear Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TDP142. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss before the input of the TDP142 receivers. Two 4-level inputs pins enable up to 16 possible equalization settings. The TDP142 also provides the flexibility of adjusting settings through I²C registers.

8.4 Device Functional Modes

8.4.1 Device Configuration in GPIO Mode

The TDP142 is in GPIO configuration when I2C_EN = “0”. The DPEN pin controls whether DisplayPort is enabled and SNOOPENZ pin controls whether AUX snoop mode is enabled.

8.4.2 Device Configuration In I²C Mode

The TDP142 is in I²C mode when I2C_EN is not equal to “0”. The same configurations defined in GPIO mode are also available in I²C mode. The TDP142 DisplayPort configuration is programmed based on the [Programming](#) section .

8.4.3 Linear EQ Configuration

The receiver equalization gain value can be controlled either through I²C registers or through GPIOs. [表 2](#) details the gain value for each available combination when TDP142 is in GPIO mode. The I²C mode can do the same option or even individual lane EQ setting by updating registers DP0EQ_SEL, DP1EQ_SEL, DP2EQ_SEL, and DP3EQ_SEL.

表 2. TDP142 Receiver Equalization GPIO Control

Equalization Setting #	ALL DISPLAYPORT LANES		
	DPEQ1 PIN LEVEL	DPEQ0 PIN LEVEL	EQ GAIN at 4.05 GHz (dB)
0	0	0	1.0
1	0	R	3.3
2	0	F	4.9
3	0	1	6.5
4	R	0	7.5
5	R	R	8.6
6	R	F	9.5
7	R	1	10.4
8	F	0	11.1
9	F	R	11.7
10	F	F	12.3
11	F	1	12.8
12	1	0	13.2
13	1	R	13.6
14	1	F	14.0
15	1	1	14.4

8.4.4 Operation Timing – Power Up




图 10. Power-Up Timing

表 3. Power-Up Timing⁽¹⁾⁽²⁾

PARAMETER		MIN	MAX	UNIT
t_{d_pg}	V _{CC} (minimum) to Internal Power Good asserted high		500	μs
t_{cfg_su}	CFG(1) pins setup(2)	50		μs
t_{cfg_hd}	CFG(1) pins hold	10		μs
t_{VCC_RAMP}	V _{CC} supply ramp requirement		100	ms

(1) Following pins comprise CFG pins: I2C_EN, DPEQ[1:0].

(2) Recommend CFG pins are stable when V_{CC} is at min.

8.5 Programming

For further programmability, the TDP142 can be controlled using I²C. When I2C_EN !=0, the SCL and SDA pins are used for I²C clock and I²C data respectively.

表 4. TDP142 I²C Target Address

DPEQ0/A1 PIN LEVEL	A0 PIN LEVEL	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	0	1	0/1
R	F	0	1	0	0	0	1	0	0/1
R	1	0	1	0	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1
F	F	0	0	1	0	0	1	0	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1

The following procedure should be followed to write to TDP142 I²C registers:

1. The master initiates a write operation by generating a start condition (S), followed by the TDP142 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The TDP142 acknowledges the address cycle.
3. The master presents the sub-address (I²C register within TDP142) to be written, consisting of one byte of data, MSB-first.
4. The TDP142 acknowledges the sub-address cycle.
5. The master presents the first byte of data to be written to the I²C register.
6. The TDP142 acknowledges the byte transfer.
7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TDP142.
8. The master terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the TDP142 I²C registers:

1. The master initiates a read operation by generating a start condition (S), followed by the TDP142 7-bit address and a one-value “W/R” bit to indicate a read cycle.
2. The TDP142 acknowledges the address cycle.
3. The TDP142 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the T I²C register occurred prior to the read, then the TDP142 shall start at the sub-address specified in the write.
4. The TDP142 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I²C master acknowledges reception of each data byte transfer.
5. If an ACK is received, the TDP142 transmits the next byte of data.
6. The master terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I²C reads:

1. The master initiates a write operation by generating a start condition (S), followed by the TDP142 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The TDP142 acknowledges the address cycle.
3. The master presents the sub-address (I²C register within TDP142) to be written, consisting of one byte of data, MSB-first.
4. The TDP142 acknowledges the sub-address cycle.
5. The master terminates the write operation by generating a stop condition (P).

注

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I²C master terminates the read operation. If a I²C address write occurred prior to the read, then the reads start at the sub-address specified by the address write.

表 5. Register Legend

ACCESS TAG	NAME	MEANING
R	Read	The field may be read by software
W	Write	The field may be written by software
S	Set	The field may be set by a write of one. Writes of zeros to the field have no effect.
C	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.
U	Update	Hardware may autonomously update this field.
NA	No Access	Not accessible or not applicable

8.6 Register Maps

8.6.1 General Register (address = 0x0A) [reset = 00000001]

图 11. General Registers

7	6	5	4	3	2	1	0
Reserved		SWAP_HPDI	EQ_OVERRID E	HPDI_OVRRI DE	Reserved.	CTLSEL[1:0].	
R		R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6. General Registers

Bit	Field	Type	Reset	Description
7:6	Reserved	R	00	Reserved.
5	SWAP_HPDI	R/W	0	0 – HPDI is in default location (Default) 1 – HPDI location is swapped (PIN 23 to PIN 32, or PIN 32 to PIN 23).
4	EQ_OVERRIDE	R/W	0	Setting of this field will allow software to use EQ settings from registers instead of value sample from pins. 0 – EQ settings based on sampled state of the EQ pins (DPEQ[1:0]). 1 – EQ settings based on programmed value of each of the EQ registers
3	HPDI_OVRRI	R/W	0	0 – HPD based on state of HPDI pin (Default) 1 – HPD high.
2	Reserved	R/W	0	Reserved.
1:0	CTLSEL[1:0]	R/W	01	Upon power-on, software must write 2'b10 to enable DisplayPort functionality. If DisplayPort functionality is not required, then software must write 2'b00 to disable DisplayPort. 00 - Shutdown. DP disabled and lowest power state. 01 - DP disabled but not in lowest power state. 10 - DP enabled 11 - Reserved.

8.6.2 DisplayPort Control/Status Registers (address = 0x10) [reset = 00000000]

图 12. DisplayPort Control/Status Registers (0x10)

7	6	5	4	3	2	1	0
DP1EQ_SEL				DP0EQ_SEL			
R/W/U				R/W/U			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7. DisplayPort Control/Status Registers (0x10)

Bit	Field	Type	Reset	Description
7:4	DP1EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 1. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 1 based on value written to this field.
3:0	DP0EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 0. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 0 based on value written to this field.

8.6.3 DisplayPort Control/Status Registers (address = 0x11) [reset = 00000000]

图 13. DisplayPort Control/Status Registers (0x11)

7	6	5	4	3	2	1	0
DP3EQ_SEL				DP2EQ_SEL			
R/W/U				R/W/U			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8. DisplayPort Control/Status Registers (0x11)

Bit	Field	Type	Reset	Description
7:4	DP3EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 3. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 3 based on value written to this field.
3:0	DP2EQ_SEL	R/W/U	0000	Field selects between 0 to 14dB of EQ for DP lane 2. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 2 based on value written to this field.

8.6.4 DisplayPort Control/Status Registers (address = 0x12) [reset = 00000000]

图 14. DisplayPort Control/Status Registers (0x12)

7	6	5	4	3	2	1	0
Reserved	SET_POWER_STATE		LANE_COUNT_SET				
R	RU		RU				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9. DisplayPort Control/Status Registers (0x12)

Bit	Field	Type	Reset	Description
7	Reserved	R	0	Reserved.
6:5	SET_POWER_STATE	R/U	00	This field represents the snooped value of the AUX write to DPCD address 0x00600. When AUX_SNOOP_DISABLE = 1'b0, the TDP142 will enable/disable DP lanes based on the snooped value. When AUX_SNOOP_DISABLE = 1'b1, then DP lane enable/disable are determined by state of DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 2'b00 by hardware when CTLSEL1 registers changes from a 1'b1 to a 1'b0.
4:0	LANE_COUNT_SET	R/U	00000	This field represents the snooped value of AUX write to DPCD address 0x00101 register. When AUX_SNOOP_DISABLE = 1'b0, TDP142 will enable DP lanes specified by the snoop value. Unused DP lanes will be disabled to save power. When AUX_SNOOP_DISABLE = 1'b1, then DP lanes enable/disable are determined by DPx_DISABLE registers, where x = 0, 1, 2, or 3. This field is reset to 0x0 by hardware when CTLSEL1 register changes from a 1'b1 to a 1'b0.

8.6.5 DisplayPort Control/Status Registers (address = 0x13) [reset = 00000000]

图 15. DisplayPort Control/Status Registers (0x13)

7	6	5	4	3	2	1	0
AUX_SNOOP_DISABLE	Reserved	AUX_SBU_OVR	DP3_DISABLE	DP2_DISABLE	DP1_DISABLE	DP0_DISABLE	
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 10. DisplayPort Control/Status Registers (0x13)

Bit	Field	Type	Reset	Description
7	AUX_SNOOP_DISABLE	R/W	0	0 – AUX snoop enabled. (Default) 1 – AUX snoop disabled.
6	Reserved	R	0	Reserved.
5:4	Reserved	R/W	00	Reserved.
3	DP3_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 3. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 3 functionality. 0 – DP Lane 3 Enabled (default) 1 – DP Lane 3 Disabled.
2	DP2_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 2. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 2 functionality. 0 – DP Lane 2 Enabled (default) 1 – DP Lane 2 Disabled.
1	DP1_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 1. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 1 functionality. 0 – DP Lane 1 Enabled (default) 1 – DP Lane 1 Disabled.
0	DP0_DISABLE	R/W	0	DISABLE. When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 0. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 0 functionality. 0 – DP Lane 0 Enabled (default) 1 – DP Lane 0 Disabled.


9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information


The TDP142 is a linear redriver designed specifically to compensate the inter-symbol interference (ISI) jitter caused by signal attenuation through a passive medium like PCB traces and cable. It can be used in Source, Sink, and cable applications, where the device is transparent to the link training. For illustrating purposes, this section shows the implementations of Source application and Sink application. 图 16 and 图 17 are the high level block diagram for DisplayPort Source side application and DisplayPort Sink side application respectively, where the TDP142 is snooping both channels of AUX signal and HPD signal.



Copyright © 2017, Texas Instruments Incorporated

图 16. Source Application for TDP142

Application Information (接下页)




Copyright © 2017, Texas Instruments Incorporated

图 17. The Implementation of Sink Application

9.2 Typical Application

9.2.1 Source Application Implementation

图 18 shows the schematic for the Source side application. The TDP142 is placed between the DisplayPort Graphics Processor Unit (GPU) and the DisplayPort receptacle. The TDP142 monitors AUX traffic for power management purposes when SNOOPENZ is low.



Copyright © 2017, Texas Instruments Incorporated

图 18. The Block Diagram of DisplayPort Source Application

9.2.1.1 Design Requirement

The TDP142 can be designed into many types of applications. All applications have certain requirements for the system to work properly. For example, source application uses different hardware configuration on the HPD channel and AUX channel from a sink application. The device can be configured by using I2C. However, the GPIO configuration is provided as I2C is not available in all cases. Additionally, because sources may have different naming conventions, please confirm the link between source and receptacle is correctly mapped through the TDP142.

表 11. Design Parameters

PARAMETER	VALUE
Maximum Operating data rate (RBR, HBR, HBR2, or HBR3)	HBR3 (8.1 Gbps)
Supply voltage	3.3V
Trace length/width of A	12 inch /6 mil width
Trace length/width of B	2 inch/ 6 mil width
Main link AC decoupling capacitor (75 nF to 265 nF)	Recommend 100nF
Control mode (I2C or GPIO)	GPIO (I2C_EN = 0)
Dual Mode DisplayPort Support (Yes/No)	Yes. SNOOPENZ must be connected to CONFIG1 thru a buffer.

9.2.1.2 Detail Design Procedure

Designing in the TDP142 requires the following:

- Determine the loss profile on the DisplayPort input (A) and output (B) channels. See [图 20](#) for 6 mil trace insertion loss.
- Based upon the loss profile, determine the optimal configuration for the TDP142, to pass electrical compliance. DPEQ[1:0] must be set to appropriate value. For this case, 12-in of FR4 trace approximately equates to 8 dB loss at 4.05 GHz. Therefore, DPEQ1 should be tied 20k ohms to ground and DPEQ0 should be tied 1 kΩ to ground.
- See [图 18](#) for information of Source application on using the AC coupling capacitors, control pin resistors, and for recommended decouple capacitors from VCC pins to ground.
 - AUX: AUXP should have a 100 kΩ pull-down resistor and AUXN should have a 100 kΩ pull-up resistor. These 100 kΩ resistors must be on the TDP142 side of the 100 nF capacitors.
 - HPDIN is used to enable or disable DisplayPort functionality for power saving. The HPD signal should be routed to either pin 23 or pin 32 based on the GPIO/I2C mode.


表 12. HPD GPIO/I2C Selection

MODE	HPD
GPIO (I2C_EN = 0)	Pin 32
I2C (I2C_EN != 0)	Pin 23

- For the application supporting Dual mode DisplayPort: SNOOPENZ pin must be connected to the CONFIG1 on DisplayPort Receptacle through a buffer like the SN74AHC125. The buffer is needed because the internal pulldown on SNOOPENZ pin is too strong to register a valid VIH when a Dual mode adapter is plugged into the DisplayPort receptacle.
- Configure the TDP142 using the GPIO terminals or the I2C interface:
 - GPIO – Using the terminals DPEQ0 and DPEQ1.
 - I2C - Refer to the [I2C Register Maps](#) and the [Programming](#) section for a detail configuration procedures.
- The thermal pad must be connected to ground.

9.2.2 Sink Application Implementation

图 19 是 Sink 应用的原理图，TDP142 的左侧连接到 DisplayPort 插座，右侧连接到Scaler 或 DisplayPort 汇点。



Copyright © 2017, Texas Instruments Incorporated

图 19. The Block diagram of DisplayPort Sink Application

9.2.2.1 Design Requirements

For this design example, the parameters listed in 表 13 are used.

表 13. Design Parameters

PARAMETER	VALUE
Maximum Operating data rate (RBR, HBR, HBR2, or HBR3)	HBR3 (8.1Gbps)
Supply voltage	3.3V
Trace length/width of C	12 inch/ 6 mil
Trace length/width of D	2 inch/ 6 mil
Main link AC decoupling capacitor (75 nF to 265 nF)	Recommend 100 nF
Control mode (I2C or GPIO)	GPIO (I2C_EN = 0)

9.2.2.2 Detailed Design Procedure

The design procedure for Sink application is listed as follows:

- Determine the loss profile on the DP input (C) and output (D) channels and cables. See 图 20 for 6 mil trace insertion loss.
- Based upon the loss profile, determine the optimal configuration for the TDP142, to pass electrical compliance.
- See 图 19 for information of Sink application on using the AC coupling capacitors, control pin resistors, and for recommended decouple capacitors from VCC pins to ground.
 - AUX: AUXP has a 1 M Ω pull-up resistor and AUXN should have a 1 M Ω pull-down resistor. These 1 M Ω resistors must be on the TDP142 side of the 100 nF capacitors.
 - HPDIN: The HPD signal should be routed to either pin 23 or pin 32 based on the GPIO/I2C mode. In that way, the TDP142 will always be able to conserve power when a source is not connected.

表 14. HPD GPIO/I2C Selection

MODE	HPD
GPIO (I2C_EN = 0)	Pin 32
I2C (I2C_EN != 0)	Pin 23

- Configure the TDP142 using the GPIO terminals or the I2C interface:
 - GPIO – Using the terminals DPEQ0 and DPEQ1.
 - It is recommended to start a higher equalization value like 13 dB and 15 dB first and adjust the value if necessary.
 - I2C - Refer to the [I2C Register Maps](#) and the [Programming](#) section for a detail configuration procedures.
- The thermal pad must be connected to ground.

9.2.3 Application Curve




图 20. Insertion Loss of FR4 PCB Traces

10 Power Supply Recommendations

The TDP142 is designed to operate with a 3.3-V power supply. Levels above those listed in the [Absolute Maximum Ratings](#) table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors should be used to reduce noise and improve power supply integrity. A 0.1- μ F capacitor should be used on each power pin.

11 Layout

11.1 Layout Guidelines

1. INDP[3:0]P/N and OUTDP[3:0]P/N pairs should be routed with controlled 100-Ω differential impedance ($\pm 10\%$).
2. Keep away from other high speed signals.
3. Intra-pair routing should be kept to within 5 mils.
4. Inter-pair skew should be kept within 2 UI according to the [DisplayPort Design Guide](#)
5. Length matching should be near the location of mismatch.
6. Each pair should be separated at least by 3 times the signal trace width.
7. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
8. Route all differential pairs on the same of layer.
9. The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
10. Refer to figure 28, the layout might face signal crossing on OUTDP2 and OUTDP3 due to mismatched order between the output pins of the device and the connector. One of the solutions is to do polarity swap on the input of the device when GPU is BGA package. It can minimize the number of VIAS being used.
11. Keep traces on layers adjacent to ground plane.
12. Do NOT route differential pairs over any plane split.
13. Adding Test points will cause impedance discontinuity, and therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

11.2 Layout Example




图 21. Layout Example

Layout Example (接下页)

Figure 22 demonstrates the solution of mismatched order between the output of the device and the DisplayPort connector for the source using BGA package. Top image of Figure 22 shows the crossing section between TDP142 and connector. Usually, Vias would be applied to avoid the cross, but using Via can attenuate the signal integrity. Therefore, the polarity swap would be implemented at the input of TDP142. The bottom image shows there is no more crossing section between the TDP142 and connector, which can minimize the number of Vias being used. Note that, the solution is only useful for the source using BGA package.




图 22. Layout Example, Top: signal crossing on the output. Bottom: INDP2 and INDP3 Polarity Swap

12 器件和文档支持

12.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 15. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
TDP142	单击此处	单击此处	单击此处	单击此处	单击此处
TDP142I	单击此处	单击此处	单击此处	单击此处	单击此处

12.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

DisplayPort is a trademark of VESA.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TDP142IRNQR	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQR.A	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQR.B	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQT	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQT.A	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQT.B	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQTG4	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQTG4.A	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142IRNQTG4.B	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP142
TDP142RNQR	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142
TDP142RNQR.A	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142
TDP142RNQR.B	Active	Production	WQFN (RNQ) 40	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142
TDP142RNQT	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142
TDP142RNQT.A	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142
TDP142RNQT.B	Active	Production	WQFN (RNQ) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TDP142

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TDP142 :

- Automotive : [TDP142-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TDP142IRNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP142IRNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP142IRNQTG4	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP142RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP142RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TDP142IRNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TDP142IRNQTT	WQFN	RNQ	40	250	210.0	185.0	35.0
TDP142IRNQTTG4	WQFN	RNQ	40	250	210.0	185.0	35.0
TDP142RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TDP142RNQTT	WQFN	RNQ	40	250	210.0	185.0	35.0

WQFN - 0.8 mm max height

[illegible]


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RNQ0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4222125/B 01/2016

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RNQ0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD
73% PRINTED SOLDER COVERAGE BY AREA
SCALE:18X

4222125/B 01/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月