TCA9548A

INSTRUMENTS

支持复位的 TCA9548A 低电压 8 通道 I²C 开关

1 特性

- 1至8个双向转换开关
- 与 I²C 总线和 SMBus 兼容
- 低电平有效复位输入
- 三个地址引脚, I²C 总线最多支持八个 TCA9548A
- 通过 I²C 总线进行通道选择,可任意组合
- 加电时所有开关通道取消选定
- 低 R_{ON} 开关
- 支持在 1.8V、2.5V、3.3V 和 5V 总线间进行电压电 平转换
- 加电时无干扰
- 支持热插入
- 低待机电流
- 工作电源电压范围为 1.65V 至 5.5V
- 5V 耐压输入
- 0 至 400kHz 时钟频率
- 闩锁性能超过 100mA,符合 JESD 78 Ⅱ 类规范的
- ESD 保护性能超过 JESD 22 规范要求
 - ±2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - ±1000V 充电器件模型 (C101)

2 应用

- 服务器
- 路由器(电信交换设备)
- 工厂自动化
- 具有 I²C 目标地址冲突 (例如,多个完全一样的温 度传感器)的产品

3 说明

TCA9548A 器件配有八个可通过 I²C 总线控制的双向 转换开关。SCL/SDA 上行对扩展到八个下行对,或者 通道。根据可编程控制寄存器的内容,可选择任一单独 SCn/SDn 通道或者通道组合。这些下游通道可用于解 决 I²C 目标地址冲突。例如,如果应用中需要八个完全 相同的数字温度传感器,则每个通道 (0-7) 可以连接一 个传感器。


发生超时或其他不当操作时,系统控制器可通过将 RESET 输入置为低电平来复位 TCA9548A。同样,上 电复位即可取消选中所有通道并初始化 I²C/SMBus 状 态机。将 RESET 置为有效也可实现复位和初始化,并 且无需将部件断电。这样可以在下游 I²C 总线之一卡在 低电平状态时进行恢复。

由于在开关上有导通栅极,因此可使用 VCC 引脚来限 制 TCA9548A 传递的最大高电压。限制最大高电压 后,可以在每个对上使用不同的总线电压,从而让 1.8V、2.5V 或 3.3V 器件能够在没有任何额外保护的情 况下与 5V 器件通信。对于每个通道,外部上拉电阻器 将总线电压上拉至所需的电压水平。所有 I/O 引脚可耐 受 5V 电压。

封装信息

器件型号	封装 ⁽¹⁾	本体尺寸(标称值)
	PW (TSSOP, 24)	7.80mm × 4.40mm
TCA9548A	RGE (VQFN, 24)	4.00mm × 4.00mm
	DGS (VSSOP , 24)	6.10mm x 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附



简化版应用示意图




Table of Contents

1 特性 1	7.3 Feature Description	13
2 应用		14
3 说明1	7.5 Programming	
4 Pin Configuration and Functions	8 Application and Implementation	
5 Specifications	8.1 Application Information	
5.1 Absolute Maximum Ratings	8.2 Typical Application	
5.2 ESD Ratings		<mark>23</mark>
5.3 Recommended Operating Conditions4		25
5.4 Thermal Information	0 Davida a and Da arros antatian 0	27
5.5 Electrical Characteristics6	0.4.5	<mark>27</mark>
5.6 I ² C Interface Timing Requirements	0 0 14 1/1 14 14/1 17 4r 17 14r	<mark>27</mark>
5.7 Reset Timing Requirements		<mark>27</mark>
5.8 Switching Characteristics		<mark>27</mark>
5.9 Typical Characteristics		
6 Parameter Measurement Information10		
7 Detailed Description12	2 10 Revision History	
7.1 Overview		
7.2 Functional Block Diagram13	Information	28



4 Pin Configuration and Functions






图 4-2. RGE Package, 24-Pin VQFN (Top View)

图 4-1. PW, DGS Package, 24-Pin TSSOP, VSSOP (Top View)

表 4-1. Pin Functions

	PIN					
NAME	TSSOP, VSSOP (PW, DGS)	VQFN (RGE)	TYPE	DESCRIPTION		
A0	1	22	Ι	Address input 0. Connect directly to V _{CC} or ground		
A1	2	23	Ι	Address input 1. Connect directly to V _{CC} or ground		
A2	21	18		Address input 2. Connect directly to V _{CC} or ground		
GND	12	9	_	Ground		
RESET	3	24		Active-low reset input. Connect to V _{CC} or V _{DPUM} ⁽¹⁾ through a pull-up resistor, if not used		
SD0	4	1	I/O	Serial data 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor		
SC0	5	2	I/O	Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor		
SD1	6	3	I/O	Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor		
SC1	7	4	I/O	Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor		
SD2	8	5	I/O	Serial data 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor		
SC2	9	6	I/O	Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor		
SD3	10	7	I/O	Serial data 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor		
SC3	11	8	I/O	Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor		
SD4	13	10	I/O	Serial data 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor		
SC4	14	11	I/O	Serial clock 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor		
SD5	15	12	I/O	Serial data 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor		
SC5	16	13	I/O	Serial clock 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor		
SD6	17	14	I/O	Serial data 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor		
SC6	18	15	I/O	Serial clock 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor		
SD7	19	16	I/O	Serial data 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor		
SC7	20	17	I/O	Serial clock 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor		
SCL	22	19	I/O	Serial clock bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor		
SDA	23	20	I/O	Serial data bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor		
VCC	24	21	Power	Supply voltage		

⁽¹⁾ V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the controller I²C reference voltage and V_{DPU0}-V_{DPU7} are the target channel reference voltages.

Product Folder Links: TCA9548A

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		,		MIN	MAX	UNIT
V _{CC}	Supply voltage			- 0.5	7	V
VI	Input voltage ⁽²⁾			- 0.5	7	V
I _I	Input current			- 20	20	mA
Io	Output current		- 25		mA	
I _{CC}	Supply current		- 100	100	mA	
T _{stg}	Storage temperature	Storage temperature		- 65	150	°C
TJ	Max Junction Temperature	$V_{CC} \leqslant 3.6 \text{ V}$			130	°C
T _J		V _{CC} ≤ 5.5 V			90	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V	V _{CC} Supply voltage	-40 °C ≤ T _A ≤ 85 °C	1.65	5.5	V
V CC		85 °C < T _A ≤ 125 °C	1.65	3.6	V
V _{IH}	High-level input voltage	SCL, SDA	0.7 × V _{CC}	6	V
VIH.	V _{IH} High-level input voltage	A2 - A0, RESET	0.7 × V _{CC}	V _{CC} + 0.5	
V _{IL}	Low level input voltage	SCL, SDA	- 0.5	0.3 × V _{CC}	V
VIL	Low-level input voltage	A2 - A0, RESET	- 0.5	0.3 × V _{CC}	V
_	Operating free-air temperature	3.6 V < V _{CC} ≤ 5.5 V	- 40	85	°C
T _A Operating fre	Operating nee-an temperature	$1.65 \text{ V} \leqslant \text{V}_{\text{CC}} \leqslant 3.6 \text{ V}$	- 40	125	C

Product Folder Links: *TCA9548A*English Data Sheet: SCPS207

5.4 Thermal Information

	THERMAL METRIC(1)	PW (TSSOP)	RGE (VQFN)	DGS (VSSOP)	UNIT
		24 PINS	24 PINS	24 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	108.8	57.2	86.1	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	54.1	62.5	34.3	°C/W
R _{θ JB}	Junction-to-board thermal resistance	62.7	34.4	47.3	°C/W
ψ ЈТ	Junction-to-top characterization parameter	10.9	3.8	1.5	°C/W
ψ _{ЈВ}	Junction-to-board characterization parameter	62.3	34.4	47.0	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	15.5	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TCA9548A

提交文档反馈

5

English Data Sheet: SCPS207



5.5 Electrical Characteristics

 V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

	PARAMETI	ER	TEST CONDITIONS	V _{cc}	MIN	TYP (2)	MAX	UNIT	
V _{PORR}	Power-on reset vo	Itage, V _{CC} rising	No load, V _I = V _{CC} or GND ⁽³⁾			1.2	1.5	V	
V _{PORF}	Power-on reset vo	ltage, V _{CC} falling ⁽⁴⁾	No load, V _I = V _{CC} or GND ⁽³⁾		0.8	1		V	
				5 V		3.6			
				4.5 V to 5.5 V	2.6		4.5		
				3.3 V		1.9			
\ <i>\</i>	Curitale autout valta		V - V I - 400 "A	3 V to 3.6 V	1.6		2.8	V	
$V_{o(sw)}$	Switch output volta	ige	$V_{i(sw)} = V_{CC}$, $I_{SWout} = -100 \mu A$	2.5 V		1.5		V	
				2.3 V to 2.7 V	1.1		2		
				1.8 V		1.1			
				1.65 V to 1.95 V	0.6		1.25		
	SD4		V _{OL} = 0.4 V	1 65 V to 5 5 V	3	6			
I _{OL}	SDA		V _{OL} = 0.6 V	1.65 V to 5.5 V	6	9		mA	
	SCL, SDA				- 1		1		
I _I	SC7 - SC0, SD7 -	SD0	0.15(3)	4.05.44. 5.5.4	- 1		1		
	A2 - A0		$V_I = V_{CC} \text{ or } GND^{(3)}$	1.65 V to 5.5 V	- 1		1	μА	
	RESET				- 1		1		
				5.5 V		50	80		
	Operating mode	(7.17(2)	3.6 V		20	35		
		f _{SCL} = 400 kHz	$V_I = V_{CC}$ or $GND^{(3)}$, $I_O = 0$	2.7 V		11	20		
				1.65 V		6	10		
			$V_1 = V_{CC}$ or $GND^{(3)}$, $I_0 = 0$	5.5 V		9	30		
		f _{SCL} = 100 kHz		3.6 V		6	15		
				2.7 V		4	8		
				1.65 V		2	4	μ Α	
			$V_{\rm I} = {\rm GND^{(3)}}, \ {\rm I_O} = 0, \ -40 \ ^{\circ}{\rm C} \ \leqslant {\rm TA} \ \leqslant 85$	5.5 V		0.2	2		
I _{cc}				3.6 V		0.1	2		
		Low inputs		2.7 V		0.1	1		
				1.65 V		0.1	1		
				5.5 V		0.2	2		
	Standby mode	I link in	V V I 0 40 % < TA < 05 %	3.6 V		0.1	2		
		High inputs	$V_1 = V_{CC}$, $I_0 = 0$, -40 °C \leq TA \leq 85 °C	2.7 V		0.1	1		
				1.65 V		0.1	1		
				3.6 V		1	2	μА	
		Low and High Inputs	Vi = Vcc or GND, lo = 0, 85 $^{\circ}$ C < TA \leq 125 $^{\circ}$ C	2.7 V	3.00	0.7	1.5	μА	
			125 C	1.65 V		0.4	1	μА	
	Supply-current	COL CDA	SCL or SDA input at 0.6 V, Other inputs at V _{CC} or GND ⁽³⁾	1 GE V to E E V		3	20	4	
ΔI _{CC}	change	SCL, SDA	SCL or SDA input at V_{CC} - 0.6 V, Other inputs at V_{CC} or $GND^{(3)}$	1.65 V to 5.5 V		3	20	μА	
	A2 - A0		$V_{\rm I} = V_{\rm CC}$ or GND ⁽³⁾			4	5		
C _i	RESET		AL ACC OF GIADA	1.65 V to 5.5 V		4	5	pF	
	SCL		V _I = V _{CC} or GND ⁽³⁾ , Switch OFF	1		20	28		
C (5)	SDA		V = V or CND(3) Switch OFF	1 65 V to 5 5 V		20	28		
Cio(off) (5)	SC7 - SC0, SD7 -	SD0	V _I = V _{CC} or GND ⁽³⁾ , Switch OFF	1.65 V to 5.5 V		5.5	7.5	pF	

 V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP (2)	MAX	UNIT
R _{ON} Switch-c		V _O = 0.4 V, I _O = 15 mA	4.5 V to 5.5 V	4	10	20	
	Switch-on resistance	V ₀ = 0.4 V, I ₀ = 13 IIIA	3 V to 3.6 V	5	12	30	
		V = 0.4 V L = 40 == 4	2.3 V to 2.7 V	7	15	45	Ω
		$V_0 = 0.4 \text{ V}, I_0 = 10 \text{ mA}$	1.65 V to 1.95 V	10	25	70	

- (1) For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges
- (2) All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V V_{CC}), $T_A = 25^{\circ}C$
- (3) $\overline{RESET} = V_{CC}$ (held high) when all other input voltages, $V_1 = GND$.
- (4) The power-on reset circuit resets the I²C bus logic with V_{CC} < V_{PORF}
- (5) C_{io(ON)} depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

5.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🛭 6-1)

			MIN	MAX	UNIT
STANDARD	MODE				
f _{scl}	I ² C clock frequency		0	100	kHz
t _{sch}	I ² C clock high time		4		μs
t _{scl}	I ² C clock low time		4.7		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		250		ns
t _{sdh}	I ² C serial-data hold time		0(1)		μs
t _{icr}	I ² C input rise time			1000	ns
t _{icf}	I ² C input fall time			300	ns
t _{ocf}	I ² C output (SDn) fall time (10-pF to 400-pF	bus)		300	ns
t _{buf}	I ² C bus free time between stop and start		4.7		μs
t _{sts}	I ² C start or repeated start condition setup		4.7		μs
t _{sth}	I ² C start or repeated start condition hold		4		μs
t _{sps}	I ² C stop condition setup		4		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽²⁾	SCL low to SDA output low valid		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽²⁾	SCL low to SDA output high valid		0.6	μs
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C _b	I ² C bus capacitive load			400	pF
FAST MODE	<u> </u>		<u>'</u>		
f _{scl}	I ² C clock frequency		0	400	kHz
t _{sch}	I ² C clock high time		0.6		μs
t _{scl}	I ² C clock low time		1.3		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		100		ns
t _{sdh}	I ² C serial-data hold time		0(1)		μ s
t _{icr}	I ² C input rise time		20 + 0.1C _b (3)	300	ns
t _{icf}	I ² C input fall time		20 + 0.1C _b (3)	300	ns
t _{ocf}	I ² C output (SDn) fall time (10-pF to 400-pF	bus)	20 + 0.1C _b (3)	300	ns
t _{buf}	I ² C bus free time between stop and start		1.3		μs
t _{sts}	I ² C start or repeated start condition setup		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		0.6		μs
t _{sps}	I ² C stop condition setup		0.6		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽²⁾	SCL low to SDA output low valid		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽²⁾	SCL low to SDA output high valid		0.6	μ s

Product Folder Links: TCA9548A

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7



over recommended operating free-air temperature range (unless otherwise noted) (see 🛭 6-1)

			MIN	MAX	UNIT
t _{vd(ack)}		ACK signal from SCL low to SDA output low		1	μs
C _b	I ² C bus capacitive load			400	pF

- (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH} min of the SCL signal), to bridge the undefined region of the falling edge of SCL.
- (2) Data taken using a 1-k Ω pull-up resistor and 50-pF load.
- (3) Cb = total bus capacitance of one bus line in pF.

5.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t _{W(L)}	Pulse duration, RESET low	6		ns
t _{REC(STA)}	Recovery time from RESET to start	0		ns

5.8 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤100 pF (unless otherwise noted) (see 图 6-1)

	PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t _{pd} ⁽¹⁾ Propagation delay time	Propagation dolay time	R_{ON} = 20 Ω , C_L = 15 pF	SDA or SCL	SDn or SCn		0.3	ns
	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 50 pF$	SDA OF SCL	SDII 01 SOII		1	115
t _{rst} (2)	RESET time (SDA clear)		RESET	SDA		500	ns

- (1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by anideal voltage source (zero output impedance).
- (2) t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*

5.9 Typical Characteristics




图 5-1. SDA Output Low Voltage (V_{OL}) vs Load Current (I_{OL}) at Three V_{CC} Levels (T_A = 25 °C)




图 5-2. Standby Current (I_{CC}) vs Supply Voltage (V_{CC}) at Four Temperature Points




图 5-3. Target Channel (SCn/SDn) Capacitance ($C_{io(OFF)}$) vs Supply Voltage (V_{CC}) at Four Temperature Points





图 5-4. On-Resistance (R_{ON}) vs Supply Voltage (V_{CC}) at Four Temperature Points

١


Product Folder Links: TCA9548A



6 Parameter Measurement Information



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS

BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data


- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , t_{r}/t_{f} \leq 30 ns.
- C. Not all parameters and waveforms are applicable to all devices.

图 6-1. I²C Load Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*



SDA LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leqslant 10 MHz, Z_{O} = 50 Ω , t_{r}/t_{f} \leqslant 30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

图 6-2. Reset Load Circuit and Voltage Waveforms

Product Folder Links: TCA9548A



7 Detailed Description

7.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I^2C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.

The device offers an active-low \overline{RESET} input which resets the state machine and allows the TCA9548A to recover must one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC}, also known as a power-on reset (POR). Both the \overline{RESET} function and a POR cause all channels to be deselected.


The connections of the I^2C data path are controlled by the same I^2C controller device that is switched to communicate with multiple I^2C targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*



7.2 Functional Block Diagram



7.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I²C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I²C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I²C data flow. Depending on the application, voltage translation of the I²C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that

13



communication on the I^2C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the \overline{RESET} pin feature or by a power-on reset which results from cycling power to the device.

7.4 Device Functional Modes

7.4.1 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

7.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released, and the TCA9548A registers and I^2C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{PORF} to reset the device.

7.5 Programming

7.5.1 I²C Interface

The TCA9548A has a standard bidirectional I²C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I²C lines. (For further details, see the I²C Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See $\boxed{8}$ 7-1 and $\boxed{8}$ 7-2).

The following is the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
 - Controller-transmitter sends a START condition and addresses the target-receiver.
 - Controller-transmitter sends data to target-receiver.
 - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
 - Controller-receiver sends a START condition and addresses the target-transmitter.
 - Controller-receiver sends the requested register to read to target-transmitter.
 - Controller-receiver receives data from the target-transmitter.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*

· Controller-receiver terminates the transfer with a STOP condition.




图 7-1. Definition of Start and Stop Conditions






图 7-2. Bit Transfer

7.5.2 Device Address

▼ 7-3 shows the address byte of the TCA9548A.




图 7-3. TCA9548A Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

15



表 7-1 shows the TCA9548A address reference.

表 7-1. Address Reference

	INPUTS	S I ² C BUS TARGETADDRES				
A2	A1	A0	1 C BUS TARGETADDRESS			
L	L	L	112 (decimal), 70 (hexadecimal)			
L	L	Н	113 (decimal), 71 (hexadecimal)			
L	Н	L	114 (decimal), 72 (hexadecimal)			
L	Н	Н	115 (decimal), 73 (hexadecimal)			
Н	L	L	116 (decimal), 74 (hexadecimal)			
Н	L	Н	117 (decimal), 75 (hexadecimal)			
Н	Н	L	118 (decimal), 76 (hexadecimal)			
Н	Н	Н	119 (decimal), 77 (hexadecimal)			

Product Folder Links: TCA9548A

7.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.


While it is common to have registers in I²C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via 1²C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

7.5.3.1 Writes

To write on the I²C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ \overline{W} bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

7-4 shows an example of writing a single byte to a target register.



Write to one register in a device




图 7-4. Write to Register

7.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ \overline{W} bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK. signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17



▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows an example of reading a single byte from a target register. ▼ 7-5 shows a single byte from a target register. ▼ 7-5




图 7-5. Read from Control Register

7.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A (see \$\mathbb{Z}\$ 7-6). This register can be written and read via the I²C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This makes sure that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




图 7-6. Control Register

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TCA9548A

表 7-2 shows the TCA9548A Command Byte Definition.

表 7-2. Command Byte Definition

	CONTROL REGISTER BITS							COMMAND
B7	В6	B5	B4	В3	B2	B1	В0	COMMAND
Х	Х	Х	х	Х	Х	Х	0	Channel 0 disabled
_ ^	^	^	^	^	^	^	1	Channel 0 enabled
X	Х	Х	Х	Х	Х	0	Х	Channel 1 disabled
_ ^	^	^	^	^	^	1	1 ^	Channel 1 enabled
X	Х	Х	Х	Х	0	X	х	Channel 2 disabled
^	^	^	^	^	1	_ ^	^	Channel 2 enabled
X	Х	Х	Х	0	X	х	Х	Channel 3 disabled
^	^	^	^	1	^	^	^	Channel 3 enabled
X	X	Х	0	X	X	Х	Х	Channel 4 disabled
_ ^	^	^	1	^	^	^	^	Channel 4 enabled
X	х	0	х	Х	Х	X	Х	Channel 5 disabled
^	^	1	^	^	^	^	^	Channel 5 enabled
X	0	Х	Х	Х	Х	Х	Х	Channel 6 disabled
^	1	^	^	^	^	^	^	Channel 6 enabled
0	Х	Х	Х	Х	Х	Х	Х	Channel 7 disabled
1	1 ^	^	^	^	^	^	^	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

7.5.5 RESET Input

The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL}, the TCA9548A resets its registers and I²C state machine and deselects all channels. The RESET input must be connected to V_{CC} through a pull-up resistor.

7.5.6 Power-On Reset

When power (from 0 V) is applied to V_{CC}, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{POR}. At that point, the reset condition is released and the TCA9548A registers and I²C state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{POR} and then back up to the operating voltage for a power-reset cycle.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information


Applications of the TCA9548A contain an I²C (or SMBus) controller device and up to eight I²C target devices. The downstream channels are used to resolve I²C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location is read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I²C controller can move on and read the next channel.

In an application where the I^2C bus contains many additional target devices that do not result in I^2C target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

8.2 Typical Application

图 8-1 shows an application in which the TCA9548A can be used.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*



Pin numbers shown are for the PW package.

图 8-1. Typical Application Schematic

21

Product Folder Links: TCA9548A English Data Sheet: SCPS207

8.2.1 Design Requirements

A typical application of the TCA9548A contains one or more data pull-up voltages, V_{DPUX}, one for the controller device (V_{DPUM}) and one for each of the selectable target channels (V_{DPU0} - V_{DPU7}). In the event where the controller device and all target devices operate at the same voltage, then V_{DPUM} = V_{DPUX} = VCC. In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V_{CC} voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple target channels are activated simultaneously in the application, then the total IOL from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors, Rp.

The pass-gate transistors of the TCA9548A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I²C bus to another.

🛚 8-2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the \dagger 5.5 table). In order for the TCA9548A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in 🛭 8-2, V_{pass(max)} is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see <a>\bar{8} 8-1).

8.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors, R_D, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{\mathsf{OL},(\mathsf{max})}$, and I_{OL} as shown in 方程式 1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCI} = 400 kHz) and bus capacitance, C_b as shown in 方程式 2:


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an I²C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, Cio(OFF), the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.

> Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TCA9548A



8.2.3 Application Curves



8.3 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime, the device must be reset by cycling the power supply. The power-on reset requirements must be followed to make sure the I²C bus logic is initialized properly.

8.3.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.


Product Folder Links: TCA9548A

A power-on reset is shown in \text{\tin}\text{\tetx{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\text{\text{\text{\text{\texi}\text{\text{\texi}\text{\texi}\text{\text{\texi}\text{\text{\texi}\titt{\text{\text{\text{\texi}\text{\text{\texi}\text{\t

23

English Data Sheet: SCPS207





 V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

图 8-5. Power-On Reset Waveform

表 8-1 specifies the performance of the power-on reset feature for PCA9548A for both types of power-on reset.

表 8-1. Recommended Supply Sequencing and Ramp Rates (1)

	MIN	MAX	UNIT		
V _{CC_FT}	Fall time	See 图 8-5	1	100	ms
V _{CC_RT}	Rise time	See 图 8-5	0.1	100	ms
V _{CC_TRR}	Time to re-ramp (when V_{CC} drops below $V_{PORF(min)}$ – 50 mV or when V_{CC} drops to GND)	See 图 8-5	40		μS
V _{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when V_{CC_GW} = 1 μ s	See 图 8-6		1.2	V
V _{CC_GW}	Glitch width that does not cause a functional disruption when V_{CC_GH} = 0.5 × V_{CC}	See 图 8-6		10	μS

(1) All supply sequencing and ramp rate values are measured at $T_A = 25$ °C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. \boxtimes 8-6 and \bigotimes 8-1 provide more information on how to measure these specifications.





图 8-6. Glitch Width and Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. 8 8-7 and 8-1 provide more details on this specification.

Product Folder Links: TCA9548A

Copyright © 2024 Texas Instruments Incorporated



8.4 Layout

8.4.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} and V_{DPU0} - V_{DPU7} , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

Product Folder Links: TCA9548A

馈

25

English Data Sheet: SCPS207



8.4.2 Layout Example




图 8-8. Layout Schematic

Product Folder Links: TCA9548A



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs
- TCA9548AEVM User's Guide

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 商标

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision G (October 2019) to Revision H (September 2024)	Page
• 将提到的旧术语实例更改为控制器和目标	1
• 添加了 DGS 封装	1
Changes from Revision F (November 2016) to Revision G (October 2019)	Page
Changes from Revision F (November 2016) to Revision G (October 2019) Changed the appearance of the PW package and the RGE package images	
	3

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

27



Changes from Revision E (October 2015) to Revision F (November 2016)	Page
• 更新了 <i>说明</i> 部分	1
• 添加了新的可订购器件型号,TCA9548AMRGER	1
Changes from Revision D (January 2015) to Revision E (October 2015)	Page
Updated Pin Functions table.	
Added new I ² C Sections and read/write description	17
Changes from Revision C (November 2013) to Revision D (January 2015)	Page
• 添加了 <i>引脚配置和功能</i> 部分、 ESD 等级 表、特性说明 部分、器件功能模式、应用和实施 部分、	电源相关建
议 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分	1
Updated Typical Application schematic.	20

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

 ${\it Copyright @ 2024 Texas Instruments Incorporated} \\ {\it Product Folder Links: $\it TCA9548A$}$

www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	()	()			(-,	(4)	(5)		(-,
TCA9548ADGSR	Active	Production	VSSOP (DGS) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548ADGSR.B	Active	Production	VSSOP (DGS) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548AMRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548APWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548ARGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TCA9548A:

Automotive: TCA9548A-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9548ADGSR	VSSOP	DGS	24	5000	330.0	16.4	5.44	6.4	1.45	8.0	16.0	Q1
TCA9548AMRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1
TCA9548AMRGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1
TCA9548APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9548APWRG4	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9548ARGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9548ARGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2




www.ti.com 9-Oct-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9548ADGSR	VSSOP	DGS	24	5000	353.0	353.0	32.0
TCA9548AMRGER	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548AMRGERG4	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548APWR	TSSOP	PW	24	2000	353.0	353.0	32.0
TCA9548APWRG4	TSSOP	PW	24	2000	353.0	353.0	32.0
TCA9548ARGER	VQFN	RGE	24	3000	353.0	353.0	32.0
TCA9548ARGERG4	VQFN	RGE	24	3000	353.0	353.0	32.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月