







**TCA9511A** ZHCSKD1C - OCTOBER 2019 - REVISED JANUARY 2021

# TCA9511A 热插拔 I<sup>2</sup>C 总线和 SMBus 缓冲器

### 1 特性

- 支持 I2C 总线信号的双向数据传输
- 工作电源电压范围为 2.3V 至 5.5V
- -40°C 至 125°C 的 T<sub>A</sub> 环境空气 温度范围
- 对所有 SDA 和 SCL 线路的 1V 预充电可防止带电 板插入过程中发生损坏
- 可适应标准模式及快速模式 I<sup>2</sup>C 器件
- 支持时钟展宽、仲裁及同步
- 断电高阻抗 I<sup>2</sup>C 引脚

### 2 应用

- 服务器
- 企业交换
- 电信交换设备
- 基站
- 工业自动化设备

### 3 说明


TCA9511A 是一款热插拔 I2C 总线缓冲器, 支持将 I/O 卡插入带电背板中,而不会损坏数据和破坏时钟线路。 控制电路可防止背板侧 I2C 线路(输入)与板卡侧 I2C 线路(输出)相连接(直到背板上出现停止命令或总线 空闲情况为止),而不会在板卡上发生总线争用的情 况。当建立连接时,该器件可提供双向缓冲,从而使背 板及板卡电容保持隔离。在插入过程中,会对 SDA 和 SCL 线路预充电至 1V,从而尽可能减小对器件的寄生 电容充电所需的电流。

当 I<sup>2</sup>C 总线空闲时,可通过将 EN 引脚设置为低电平将 TCA9511A 置于关断模式,从而降低功耗。当 EN 被 拉高时,TCA9511A将恢复正常运行。该器件还包括 一个开漏 READY 输出引脚,该引脚负责在背板与板卡 侧相连时发出指示信号。当 READY 引脚为高电平时, SDAIN 和 SCLIN 被连接至 SDAOUT 和 SCLOUT。当 两侧断开时,READY 引脚为低电平。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TCA9511A	VSSOP (8)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



简化版原理图



### **Table of Contents**

1 特性	1	8.4 Device Functional Modes	10
,		9 Application Information Disclaimer	12
- <i>二, 1</i>		9.1 Application Information	1 <mark>2</mark>
4 Revision History		9.2 Typical Application	12
5 Pin Configuration and Functions		9.3 Typical Application on a Backplane	15
6 Specifications		10 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings		10.1 Power Supply Best Practices	17
6.2 ESD Ratings		10.2 Power-on Reset Requirements	17
6.3 Recommended Operating Conditions		11 Layout	18
6.4 Thermal Information		11.1 Layout Guidelines	18
6.5 Electrical Characteristics		11.2 Layout Example	19
6.6 Timing Requirements		12 Device and Documentation Support	20
6.7 Switching Characteristics		12.1 Receiving Notification of Documentation Update	s <mark>20</mark>
6.8 Typical Characteristics		12.2 支持资源	20
7 Parameter Measurement Information		12.3 Trademarks	
8 Detailed Description		12.4 静电放电警告	20
8.1 Overview		12.5 术语表	20
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	20
•			

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (March 2020) to Revision C (January 2021)	Page
Deleted the Device Comparision Table	3
• Changed the VCC pin recommended capacitance From: 0.01 $\mu$ F To: 0.1 $\mu$ F to match typ section	oical application
Changed HBM ESD from 1500 V to 3500 V	4
• Changed ICC values from 6 mA max to 4.5 mA, and typical improved to 2.5 mA	
Changed V <sub>OS</sub> typical from 50 mV to 60 mV	5
Changes from Revision A (December 2019) to Revision B (March 2020)	Page
Changed pin 7 From: SDAOUTL To: SDAOUT	3
• Changed text From: "pulled to roughly 160 mV." To: "pulled to roughly 150 mV" in the Bus	active section 11
Changed the device number of      TCA9511A	19
Changes from Revision * (October 2019) to Revision A (December 2019)	Page
• 将器件状态从 预告信息 更改为 量产 数据	1



# **5 Pin Configuration and Functions**




图 5-1. 8-Pin VSSOP, DGK Package (Top View)

表 5-1. Pin Functions

I	PIN		DECORPTION		
NAME NO.		l/O	DESCRIPTION		
EN	1	ı	Active-high chip enable pin. If EN is low, the TCA9511A is in a low current mode. It also disables the rise-time accelerators, disables the bus pre-charge circuitry, drives READY low, isolates SDAIN from SDAOUT and isolates SCLIN from SCLOUT. EN should be high (at VCC) for normal operation. Connect EN to VCC if this feature is not being used.		
SCLOUT 2 I/O Serial clock output. Connect this pin to the SCL bus on the card.		Serial clock output. Connect this pin to the SCL bus on the card.			
SCLIN			Serial clock input. Connect this pin to the SCL bus on the backplane.		
GND	4	-	Supply ground		
READY	5	0	Connection flag/rise-time accelerator control. Ready is low when either EN is low or the start-up sequence has not been completed. READY goes high when EN is high and start-up is complete. Connect a 10-k $\Omega$ resistor from this pin to $V_{CC}$ to provide the pull-up current.		
SDAIN	6	I/O	Serial data input. Connect this pin to the SDA bus on the backplane.		
SDAOUT	7	I/O	Serial data output. Connect this pin to the SDA bus on the card.		
VCC	8	-	Supply Power. Main input power supply from backplane. This is the supply voltage for the devices on the backplane I $^2$ C buses. Connect pull-up resistors from SDAIN and SCLIN (and also from SDAOUT and SCLOUT) to this supply. It is recommended to place a bypass capacitor of 0.1 $\mu$ F close to this pin for best results.		

### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
	VCC		- 0.5	7	V
Input Voltage  I <sub>IK</sub> I <sub>OK</sub> I <sub>O</sub>	SDAIN, SCLIN, SDAOUT, SCLOUT		- 0.5	7	V
ronago	EN, READY		- 0.5	7	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		- 50	mA
Io	Continuous output current	SDAIN, SDAOUT, SCLIN, SCLOUT, EN, READY		±50	mA
I <sub>CC</sub>	Continuous current through VCC or GND			±100	mA
TJ	Maximum junction temperature			130	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±3500	V
V(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

#### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	5.5	
VI	Input voltage range	EN input	0	5.5	V
V <sub>IO</sub>	Input/output voltage range	SDAIN, SCLIN, SDAOUT, SCLOUT	0	5.5	V
Vo	Output voltage range	READY	0	5.5	
T <sub>A</sub>	Ambient temperature	·	- 40	125	°C

#### **6.4 Thermal Information**

		TCA9511	
	THERMAL METRIC <sup>(1)</sup>	DGK	UNIT
		8 Pin	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	177.1	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	64.5	°C/W
R <sub>θ JB</sub>	Junction-to-board thermal resistance	99.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	97.9	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TCA9511A



#### 6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted). Typical specifications are at  $T_A$  = 25 °C,  $V_{CC}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY					
I <sub>cc</sub>	Supply current	VCC = 5.5V SDAIN, SCLIN = 0V SDAOUT, SCLOUT = 10k R <sub>PU</sub>		2.5	4.5	mA
I <sub>SD</sub>	Supply current in shutdown mode through the $V_{CC}$ $pin^{(1)}$	EN = 0 V SDAIN, SCLIN, SDAOUT, SCLOUT = 0V or V <sub>CC</sub> READY pin = Hi-Z EN pulled low after bus connection event (disable precharge)		5	30	μΑ
UVLO	Under voltage lockout (rising)	EN = V <sub>CC</sub>		2.1		V
UVLO	Under voltage lockout (falling)	READY = 10 k $\Omega$ to V <sub>CC</sub>		2		V
START-U	JP CIRCUITRY				<u> </u>	
V <sub>PRE</sub>	Pre-charge voltage	SDA, SCL = Hi-Z	0.8	1	1.2	V
RISE-TIM	ME ACCELERATORS					
I <sub>PU</sub>	RTA pull-up current <sup>(2)</sup>	Position transition on SDA, SCL $V_{SDA/SCL}$ = 0.6 V, Slew rate = 1.25 V/µs. VCC = 3.3 V	2	5		mA
INPUT-O	UTPUT CONNECTION					
I <sub>LI</sub>	Input pin leakage	SDA/SCL pins = 90% $V_{CC}$ , EN = $V_{CC}$ , GND SDA/SCL pins = 10% $V_{CC}$ , EN = GND	-1		1	μΑ
V <sub>OS</sub>	Input-output offset voltage (SCLIN to SCLOUT, SCLOUT to SCLIN and SDAIN to SDAOUT, SDAOUT to SDAIN	$R_{PU}$ for SDA/SCL = 10 k $\Omega$		60	100	mV
I <sub>I_RDY</sub>	Ready pin leakage	EN = VCC, READY = V <sub>CC</sub> , Bus connected	-1		1	μΑ
DIGITAL	IO THRESHOLD				'	
V <sub>IH</sub>	High-level input voltage	EN	0.7 × V <sub>CC</sub>		V <sub>CC</sub>	
$V_{IL}$	Low-level input voltage	EN	0		$0.3 \times V_{CC}$	
$V_{OL}$	Low-level output voltage	SDAIN, SCLIN, SDAOUT, SCLOUT $I_{OL}$ = 4 mA $V_{IN}$ = 0.1 V		0.15	0.4	V
		READY I <sub>OL</sub> = 3 mA	0		0.4	
DYNAMI	C CHARACTERISTICS					
C <sub>IN (EN)</sub>	EN input capacitance	V <sub>EN</sub> = 0 V or V <sub>CC</sub> f = 400 kHz		1.6	4	
C <sub>IO</sub> (READY)	READY output capacitance	V <sub>READY</sub> = 0 V or V <sub>CC</sub> f = 400 kHz		7	10	pF
C <sub>IO (SDA/</sub> SCL)	SDA/SCL pin capacitance	V <sub>PIN</sub> = 0 V or V <sub>CC</sub> f = 400 kHz		5	10	

In shutdown mode there will also be current flowing from V<sub>CC</sub> through the ready pin as this pin is pulled down to indicate the bus is disconnected.

### 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
f <sub>SCL_MAX</sub>	Maximum SCL clock frequency	400			kHz

<sup>(2)</sup> Determined by design, not tested in production.



### 6.6 Timing Requirements (continued)

		MIN	NOM MA	X UNIT
t <sub>BUF</sub> (1)	Bus free time between a STOP and START condition	1.3		μs
t <sub>HD;STA</sub> (1)	Hold time for a repeated START condition	0.6		μs
t <sub>SU;STA</sub> (1)	Set-up time for a repeated START condition	0.6		μs
t <sub>SU;STO</sub> (1)	Set-up time for a STOP condition	0.6		μs
t <sub>HD;DAT</sub> (1)	Data hold time	0		ns
t <sub>SU;DAT</sub> (1)	Data set-up time	100		ns
t <sub>LOW</sub> (1)	LOW period of the SCL clock	1.3		μs
t <sub>HIGH</sub> (1)	HIGH period of the SCL clock	0.6		μs
t <sub>f</sub> (1)	Fall time of both SDA and SCL signals	20 × (V <sub>CC</sub> /5.5 V)	30	0 ns
t <sub>r</sub> (1)	Rise time of both SDA and SCL signals	20 × (V <sub>CC</sub> /5.5 V)	30	0 ns

<sup>(1)</sup> These are system-level timing specs and are dependent upon bus capacitance and pull up resistor value. It is up to the system designer to ensure they are met

### **6.7 Switching Characteristics**


Over operating free-air temperature range (unless otherwise noted). Typical specifications are at  $T_A$  = 25 °C,  $V_{CC}$  = 3.3 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P CIRCUITRY					
Time from V <sub>CC</sub> to precharge enabled	SDA,SCL = Hi-Z EN = V <sub>CC</sub> , GND		15	60	μs
Time from V <sub>POR</sub> to digital being ready	VCC transition from 0V to V <sub>CC</sub> Time from V <sub>PORR</sub> to earliest stop bit recongized		35	95	μs
Bus idle time to READY active	SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ EN = $V_{CC}$ Measured at $0.5 \times V_{CC}$		95	150	μs
Time from EN high to low to READY low	SDA,SCL = 10 k $\Omega$ to V <sub>CC</sub> READY = 10 k $\Omega$ to V <sub>CC</sub> Measured at 0.5 × V <sub>CC</sub>		30	200	ns
SDAIN to READY delay after stop condition	SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ READY = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$		1.2	2	μs
SCLOUT/SDAOUT to READY	SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ READY = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$		0.8	1.5	μs
UTPUT CONNECTION					
Low to high propagation delay	$R_{PU}$ for SDA/SCL = 10 k Ω $C_L$ = 100 pF per pin Measured at 0.5 × VCC		0	10	ns
High to low propagation delay	$R_{PU}$ for SDA/SCL = 10 k $\Omega$ $C_L$ = 100 pF per pin Measured at 0.5 × VCC		70	150	ns
	Time from V <sub>CC</sub> to precharge enabled  Time from V <sub>POR</sub> to digital being ready  Bus idle time to READY active  Time from EN high to low to READY low  SDAIN to READY delay after stop condition  SCLOUT/SDAOUT to READY  JTPUT CONNECTION  Low to high propagation delay	Time from $V_{CC}$ to precharge enabled  SDA,SCL = Hi-Z EN = $V_{CC}$ , GND  VCC transition from 0V to $V_{CC}$ Time from $V_{POR}$ to digital being ready  Bus idle time to READY active  SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ EN = $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ EN = $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ READY = $10 \text{ k}\Omega$ to $V_{CC}$ READY = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ READY = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ TPUT CONNECTION  Low to high propagation delay  Repu for SDA/SCL = $10 \text{ k}\Omega$ CL = $100 \text{ pF}$ per pin Measured at $0.5 \times V_{CC}$ Repu for SDA/SCL = $10 \text{ k}\Omega$ CL = $100 \text{ pF}$ per pin Measured at $0.5 \times V_{CC}$ Repu for SDA/SCL = $10 \text{ k}\Omega$ CL = $100 \text{ pF}$ per pin	P CIRCUITRY       SDA,SCL = Hi-Z EN = $V_{CC}$ , GND         Time from $V_{CC}$ to precharge enabled       SDA,SCL = Hi-Z EN = $V_{CC}$ , GND         Time from $V_{POR}$ to digital being ready       VCC transition from 0V to $V_{CC}$ Time from $V_{PORR}$ to earliest stop bit recongized         Bus idle time to READY active       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ Time from EN high to low to READY low       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SDAIN to READY delay after stop condition       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ SCLOUT/SDAOUT to READY       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ JTPUT CONNECTION       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ Low to high propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ High to low propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$	P CIRCUITRY         Time from $V_{CC}$ to precharge enabled       SDA,SCL = Hi-Z EN = $V_{CC}$ , GND       15         Time from $V_{POR}$ to digital being ready       VCC transition from 0V to $V_{CC}$ Time from $V_{PORR}$ to earliest stop bit recongized       35         Bus idle time to READY active       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 95         Time from EN high to low to READY low       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 30         SDAIN to READY delay after stop condition       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 1.2         SCLOUT/SDAOUT to READY       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 0.8         JTPUT CONNECTION         Low to high propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 0.8         High to low propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 0         High to low propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 0	P CIRCUITRY       SDA,SCL = Hi-Z EN = V_{CC}. GND       15       60         Time from $V_{CC}$ to precharge enabled       SDA,SCL = Hi-Z EN = V_{CC}. GND       35       60         Time from $V_{POR}$ to digital being ready       VCC transition from 0V to $V_{CC}$ Time from 0V to $V_{CC}$ Time from VPORR to earliest stop bit recongized       35       95         Bus idle time to READY active       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 95       150         Time from EN high to low to READY low       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 30       200         SDAIN to READY delay after stop condition       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 1.2       2         SCLOUT/SDAOUT to READY       SDA,SCL = $10 \text{ k}\Omega$ to $V_{CC}$ Measured at $0.5 \times V_{CC}$ 0.8       1.5         JTPUT CONNECTION         Low to high propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ CL = $10 \text{ k}\Omega$ CL = $10 \text{ k}\Omega$ CL = $100 \text{ pF}$ per pin Measured at $0.5 \times V_{CC}$ 0       10         High to low propagation delay       RPU for SDA/SCL = $10 \text{ k}\Omega$ CL = $10 \text{ k}\Omega$ CL = $10 \text{ k}\Omega$ CL = $100 \text{ pF}$ per pin       0       10         High to low propagation delay       CL = $100 \text{ pF}$ per pin       70       150

Product Folder Links: TCA9511A



# **6.8 Typical Characteristics**





### 7 Parameter Measurement Information




图 7-1. Timing for  $t_{\text{EN}}$ ,  $t_{\text{IDLE}(\text{READY})}$ , and  $t_{\text{DIS}}$ 




图 7-2. Timing for t<sub>STOP</sub>


### **8 Detailed Description**

#### 8.1 Overview

The TCA9511A is a hot-swappable I<sup>2</sup>C bus buffer that supports I/O card insertion into a live backplane without corruption of the data and clock buses. Control circuitry prevents the backplane from being connected to the card until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitances isolated. During insertion, the SDA and SCL lines are pre-charged to 1 V to minimize the current required to charge the parasitic capacitance of the device.

When the  $I^2C$  bus is idle, the TCA9511A is put into shutdown mode by setting the EN pin low. When EN is high, the TCA9511A resumes normal operation. It also includes an open drain READY output pin, which indicates that the backplane and card sides are connected together. When READY is high, the SDAIN and SCLIN are connected to SDAOUT and SCLOUT. When the two sides are disconnected, READY is low.

#### 8.2 Functional Block Diagram



Copyright © 2021 Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Hot bus insertion

During a hot bus insertion event, the TCA9511A keeps the buses disconnected to ensure that no data corruption occurs on either bus. Once the buses are idle or a stop bit on the IN side is detected, the TCA9511A connects the buses and READY goes high.

#### 8.3.2 Pre-charge voltage

Both the SDA and SCL pins feature a 1-V pre-charge circuit through an internal 100 k  $\Omega$  resistor prior to the pins being connected to an I<sup>2</sup>C bus. This feature helps minimize disruptions as a result of a hot bus insertion event.

#### 8.3.3 Rise time accelerators

The TCA9511A features a rise time accelerator (RTA) on all  $I^2$ C pins that during a positive bus transition, switches on a current source to quickly slew the bus pins high. This allows the use of weaker pull-up resistors, which can lower  $V_{OL}$ s and lower power system level power consumption.

#### 8.3.4 Bus ready output indicator

The READY pin is an open drain output that provides an indicator to whether the buses are connected and ready for traffic. This pin is pulled low when the connection between IN/OUT is high impedance. Once the bus is idle or a stop condition on the IN side is detected, and the connection between IN/OUT is made, the READY pin is released and pulled high by an external pull-up resistor, signaling that it is ready for traffic.

#### 8.3.5 Powered-off high impedance for I<sup>2</sup>C and I/O pins

When the supply voltage is below the UVLO threshold, the I<sup>2</sup>C and digital I/O pins are a high impedance state to prevent leakage currents from flowing through the device. When the EN pin is taken low, the device enters an isolation state, presenting a high impedance on all bus pins and pulling the READY pin low.

#### 8.3.6 Supports clock stretching and arbitration

The TCA9511A supports full clock stretching, and arbitration without lock up.

#### 8.4 Device Functional Modes

#### 8.4.1 Start-up and precharge

When the TCA9511A first receives power on the VCC pin, either during power-up or during live insertion, it starts in an under voltage lockout (UVLO) state, ignoring any activity on the SDA and SCL pins until  $V_{CC}$  rises above UVLO.

Once the ENABLE pin goes high, the 'Stop Bit and Bus Idle' detect circuit is enabled and the device enters the bus idle state.

When  $V_{CC}$  rises above UVLO, the precharge circuitry will activate, which biases the bus pins on both sides to about 1 V through an internal 100 k  $\Omega$  resistor.

#### 8.4.2 Bus idle

After the Stop Bit and Bus Idle detect circuits are enabled the device enters the bus idle state. The pre-charge circuitry becomes active and forces 1 V through 100 k $\Omega$  nominal resistors to the SCL and SDA pins. The pre-charge circuitry minimizes the voltage differential seen by the SCL/SDA pins during a hot insertion event. This minimizes the amount of disturbance seen by the I/O card.

The device waits for the SDAIN and SCLIN pins to be high for the bus idle time or a STOP condition to be observed on the IN pins. The SDAOUT and SCLOUT pins must be high and the SDAIN and SCLIN pins must meet 1 of the 2 qualifiers (idle timer or a STOP condition) before connecting SDAIN to SDAOUT and SCLIN to SCLOUT. Once the bus connections have been made, the pre-charge circuitry is disabled and the device enters the bus active state.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



#### 8.4.3 Bus active

In the bus active mode, the  $I^2C$  IN and OUT pins are connected, and the input is passed bi-directionally from IN/OUT side of the bus to the OUT/IN side respectively. The buses remain connected until the EN pin is taken low.

When the bus is connected, the driven-low side of the device is reflected on the opposite side, but with a small offset voltage. For example, if the input is pulled low to 100 mV, the output side will be pulled to roughly 150 mV. This offset allows the device to determine which side is currently being driven and avoid getting stuck low.

Copyright © 2021 Texas Instruments Incorporated

### 9 Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The typical application is to place the TCA9511A on the card that is being inserted or connected to a live bus, rather than being placed on the live bus. The reason for this is to provide maximum benefit by ensuring that the bus stays disconnected until an idle condition or stop condition is seen.

#### 9.2 Typical Application




图 9-1. General Application Schematic

#### 9.2.1 Design Requirements

#### 9.2.1.1 Series connections

It is possible to have multiple buffers in series, but care must be taken when designing a system.




图 9-2. Series Buffer Connections

www.ti.com.cn

Each buffer adds approximately 60 mV of offset. Maximum offset (V<sub>OFFSET</sub>) should be considered. The low level at the signal origination end is dependent upon bus load. The I<sup>2</sup>C-bus specification requires that a 3 mA current produces no larger than a 0.4 V V<sub>OL</sub>. As an example, if the V<sub>OL</sub> at the master is 0.1 V, and there are 4 buffers in series (each adding about 60 mV), then the V<sub>OL</sub> at the farthest buffer is approximately 0.34 V. This device has a rise time accelerator (RTA) that activates at 0.6 V. With great care, a system with 4 buffers may work, but as the V<sub>OI</sub> moves up, it may be possible to trigger the RTA, creating a false edge on the clock.

It is recommended to limit the number of buffers in series to two, and to keep the load light to minimize the offset.

Another special consideration of series connections is the effect on round-trip-delay. This is the sum of propagation delays through the buffers and any effects on rise time. It is possible that fast mode speeds (400 kHz) are not possible due to delays and bus loading.

#### 9.2.1.2 Multiple connections to a common node

It is possible to have multiple buffers in connect to a common node, but care must be taken when designing a system.




图 9-3. Connections to Common Node

It is important to try and avoid common node architectures. The multiple nodes sharing a common node can create glitches if the output voltage from a master slave device plus the offset voltage of the buffer are high enough to trip the RTA. Also keep in mind that the VOS must be crossed in order for a device to begin to regulate the other side.

Consider a system with three buffers connected to a common node and communication between the Master and Slave B that are connected at either end of buffer A and buffer B in series as shown in 🖺 9-3. Consider if the V<sub>OL</sub> at the input of buffer A is 0.3 V and the V<sub>OL</sub> of Slave B (when acknowledging) is 0.36 V with the direction changing from Master to Slave B and then from Slave B to Master. Before the direction change the user should observe  $V_{II}$  at the input of buffer A of 0.3 V and its output, the common node, is ~0.36 V. The output of buffer B and buffer C would be ~0.42 V, but Slave B is driving 0.4 V, so the voltage at Slave B is 0.4 V. The output of buffer C is ~0.52 V. When the Master pull-down turns off, the input of buffer A rises and so does its output, the common node, because it is the only part driving the node. The common node rises to ~0.5 V before the buffer B output turns on, if the pull-up is strong the node may bounce. If the bounce goes above the threshold for the rising edge accelerator ~0.6 V, the accelerators on both buffer A and buffer C will fire, contending with the output of buffer B. The node on the input of buffer A goes high as will the input node of buffer C. After the common node voltage is stable for a while, the rising edge accelerators turn off, and the common node returns to ~0.5 V because the buffer B is still on. The voltage at both the Master and Slave C nodes then fall to ~0.6 V until Slave B turned off. This does not cause a failure on the data line as long as the return to 0.5 V on the common node (~0.56 V at the Master and Slave C) occurred before the data setup time. If this were the SCL line, the parts on buffer A and buffer C would see a false clock rather than a stretched clock, which causes a system error.

#### 9.2.1.3 Propagation delays

The delay for a rising edge is determined by the combined pull-up current from the bus resistors and the rise time accelerator current source and the effective capacitance on the lines. If the pull-up currents are the same,

Copyright © 2021 Texas Instruments Incorporated

any difference in rise time is directly proportional to the difference in capacitance between the two sides. The  $t_{\text{PLH}}$  may be negative if the output capacitance is less than the input capacitance and would be positive if the output capacitance is larger than the input capacitance, when the currents are the same.

The  $t_{PHL}$  can never be negative because the output does not start to fall until the input is below  $0.7 \times V_{CC}$ , the output turn on has a non-zero delay, and the output has a limited maximum slew rate. Even if the input slew rate is slow enough that the output catches up, it would still lag the falling voltage of the input by the offset voltage. The maximum  $t_{PHL}$  occurs when the input is driven low with a very fast slew rate and the output is still limited by its turn-on delay and the falling edge slew rate.

#### 9.2.2 Detailed Design Procedure

The system pull-up resistors must be strong enough to provide a positive slew rate of 1.25 V/µs on the SDA and SCL pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value using the formula given in 方程式 1.

$$R \le 800 \times 10^{3} \left( \frac{V_{CC(MIN)} - 0.6}{C} \right) \tag{1}$$

where R is the pull-up resistor value in  $\Omega$ ,  $V_{CC(MIN)}$  is the minimum  $V_{CC}$  voltage in volts, and C is the equivalent bus capacitance in picofarads (pF).

In addition, regardless of the bus capacitance, always choose  $R_{PU} \le 65.7~k\Omega$  for  $V_{CC}$  = 5.5 V,  $R_{PU} \le 45~k\Omega$  for  $V_{CC}$  = 3.3 V, and  $R_{PU} \le 33~k\Omega$  for  $V_{CC}$  = 2.5 V. The start-up circuitry requires logic HIGH voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the precharge voltage.

#### 9.2.3 Application Curves




图 9-4. Example Bus Requirements for 3.3 V Systems




图 9-5. Example Bus Requirements for 5 V Systems

### 9.3 Typical Application on a Backplane

As shown in [8] 9-6, the TCA9511A is used in a backplane connection. The TCA9511A is placed on the I/O peripheral card and connects the I<sup>2</sup>C devices on the card to the backplane safely upon a hot insertion event. Note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise time and fall time requirements difficult to meet. Placing a bus buffer on the edge of each card; however, isolates the card capacitance from the backplane. For a given I/O card, the TCA9511A drives the capacitance of everything on the card and the backplane must drive only the capacitance of the bus buffer, which is less than 10 pF, the connector, trace, and all additional cards on the backplane.




图 9-6. Backplane Application Schematic

#### 9.3.1 Design Requirements

There are a few considerations when using these hot swap buffers. It is NOT recommended to place the TCA9511A on the backplane connector as it cannot isolate the cards from one another which will possibly result in disturbing on-going I<sup>2</sup>C transactions. Instead, place the TCA9511A on the I/O peripheral card to maximize benefit.



### 9.3.2 Detailed Design Procedure

The design procedure is the same as outlined in  $\mbox{\em \# 9.2.2.}$ 

### 10 Power Supply Recommendations

### 10.1 Power Supply Best Practices

In order for the pre-charge circuitry to dampen the effect of hot-swap insertion of the TCA9511A into an active I²C bus,  $V_{CC}$  must be applied before the SCL and SDA pins make contact to the main I²C bus. This is essential when the TCA9511A is placed on the add-on card circuit board, as in  $\dagger$  9.3. Although the pre-charge circuitry exists on both the -IN and -OUT side, the example in  $\dagger$  9.3 shows SCLIN and SDAIN connecting to the main bus. The supply voltage to VCC can be applied early by ensuring that the VCC and GND pin contacts are physically longer than the contacts for the SCLIN and SDAIN pins. If a voltage supervisor will also be used to control the voltage supply on the add-on card, additional delay will exist before the 1 V pre-charge voltage is present on the SCL and SDA pins.

### 10.2 Power-on Reset Requirements

In order to ensure that the part starts up in the correct state, it is recommended that the power supply ramp rates meet the below requirements.

表 10-1. Recommended supply ramp rates

Parameter			MIN	MAX	UNIT	
t <sub>RT</sub>	Rise rate		0.1	1000	ms	
t <sub>FT</sub>	Fall rate		0.1	1000	ms	



### 11 Layout

### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9511A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high frequency ripple. These capacitors should be placed as close to the TCA9511A as possible. These best practices are shown in † 11.2.

The layout example provided in  $\dagger$  11.2 shows a 4 layer board, which is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CC}$  or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, shown in the  $\dagger$  11.2 for the VCC side of the resistor connected to the EN pin; however, this routing and via is not necessary if  $V_{CC}$  and GND are both full planes as opposed to the partial planes depicted.



### 11.2 Layout Example

**LEGEND** 

Power or GND Plane

O VIA to Power Plane

VIA to GND Plane
VIA to opposite layer




图 11-1. Layout example for TCA9511A



### 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9511A

20

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9511ADGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9511A
TCA9511ADGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9511A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9511ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jul-2025



#### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TCA9511ADGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0	



SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司