


低电压5位自定时单线输出扩展器

 查询样品：[TCA5405](#)

特性

- 工作电源电压范围为 **1.65 V 至 3.6 V**
- 5** 组独立推挽式输出
- 单数据输入 (**DIN**) 可控制所有输出状态
- 大电流驱动器可为直接驱动 **LED** 输出最大的容量
- 闭锁性能超过 **100mA**, 符合 **JESD 78 Class II** 标准
- ESD** 保护性能超过 **JESD 22** 标准
 - 2000 V** 人体模型 (**A114-A**)
 - 1000 V** 充电器件模型 (**C101**)

RUG 封装
(俯视图)



应用范围

- 手机
- PDA**
- 便携式媒体播放器
- MP3** 播放器
- 便携式仪表

引脚数	名称	备注
1	VCC	电源电压
2	DIN	数据输入
3	GND	接地
4	Q0	GPO
5	Q1	GPO
6	Q2	GPO
7	Q3	GPO
8	Q4	GPO

说明

TCA5405 是一款采用单线输入控制的 5 位输出扩展器。该器件支持 1.65 V 至 3.6 V 的宽泛 VCC，是便携式应用的理想选择。TCA5405 采用自定时串行数据协议，提供一个由主器件驱动的单数据输入，输入与该主器件内部时钟同步。在设置阶段，可进行位周期采样，然后 TCA5405 可生产自己的内部时钟与主器件内部时钟同步，从而不但可对不同的 5 位周期数据传输相位进行采样，而且还可在最后一个位采样完成后对并行输出写入位状态。

TCA5405 采用 8 引脚 1.5 毫米 x 1.5 毫米 RUG uQFN 封装。

订购信息

T _A	封装 ⁽¹⁾		可订购的器件型号	顶端标记
-40°C 至 85°C	uQFN – RUG	卷带封装	TCA5405RUGR	6Y

(1) 封装图示、标准包装数量、散热数据、符号以及 PCB 设计指南：www.ti.com/sc/package。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

APPLICATION DIAGRAM




Figure 1. TCA5405 Application Diagram

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.0	V
V _I	Input voltage range ⁽²⁾		-0.5	4.0	V
V _O	Output voltage range ⁽²⁾		-0.5	4.0	V
I _{IK}	Input clamp current	V _I < 0		±20	mA
I _{OK}	Output clamp current	V _O < 0		±20	mA
I _{OL}	Continuous output low current	V _O = 0 to V _{CC}		50	mA
I _{OH}	Continuous output high current	V _O = 0 to V _{CC}		50	mA
I _{CC}	Continuous current through GND			200	mA
	Continuous current through V _{CC}			160	mA
ΘJA	Package thermal impedance ⁽³⁾	RUG package		243	°C/W
TSTG	Storage temperature range		-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
V _{IH}	High-level input voltage	DIN	0.7 × V _{CC}	V _{CC} + 0.5	V
V _{IL}	Low-level input voltage	DIN	-0.3	0.3 × V _{CC}	V
I _{OH}	High-level output current	Q0–Q4		20	mA
I _{OL}	Low-level output current	Q0–Q4		20	mA
T _A	Operating free-air temperature		-40	85	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 1.65 \text{ V}$ to 3.6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{IK}	Input diode clamp voltage $I_I = -18 \text{ mA}$	1.65 V to 3.6 V	-1.2			V
V_{POR}	Power on reset voltage $V_I = V_{CC}$ or GND, $I_O = 0$	1.65 V to 3.6 V	1	1.4		V
I_I	DIN $V_I = V_{CC}$ or GND	1.65 V to 3.6 V		± 0.1		μA
I_{CC_STBY}	Standby Supply Current V_I on DIN = V_{CC} or GND, $I_O = 0$	1.65 V to 3.6 V	1	2		μA
I_{CC_ACTIVE}	Active current during startup and data transfer			400		μA
C_I	DIN $V_I = V_{CC}$ or GND	1.65 V to 3.6 V	6	7		pF
V_{OH}	OUT-port high-level output voltage $I_{OH} = -20 \text{ mA}$	1.65 V	1.1			V
		2.3 V	1.7			
		3.6 V	2.5			
V_{OL}	OUT-port low-level output voltage $I_{OL} = 20 \text{ mA}$	1.65 V		0.6		V
		2.3 V		0.3		
		3.6 V		0.25		

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CC} = 1.65 \text{ V}$ to 3.6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
t_{PER}	DIN period	1.65 V to 3.6 V	0.001		10	ms
t_{rise}	DIN rise time	1.65 V to 3.6 V			100	ns
t_{fall}	DIN fall time	1.65 V to 3.6 V			100	ns
f_{MIN}	Maximum switching frequency on DIN	1.65 V to 3.6 V	1			MHz
f_{MAX}	Minimum switching frequency on DIN	1.65 V to 3.6 V			10	kHz

PRINCIPLES OF OPERATION

The TCA5405 single-wire bus device has a single-bit Data Line Bus input and has five independent parallel push-pull buffered outputs. A single input is used to control the output state for the writing to these five outputs. This single-wire serial interface is similar to a UART type interface but operates over a wide range of values for the bit period.

The TCA5405 uses a self-timed serial data protocol with a single data input driven by a master device synchronized to an internal clock of that device. During a Setup phase, the bit period is sampled, then the TCA5405 generates its own internal clock synchronized to that of the Master device to sample the input over a five-bit-period Data Transfer phase and writes the bit states on the parallel outputs after the last bit is sampled. The Master output bit must be transmitted via a Totem-pole output structure to ensure proper interpretation of the incoming serial burst.

The single-wire unidirectional interface operation is defined in [Figure 2](#).

INTERFACE TIMING




Figure 2. Definition of Single-Wire Interface

To function correctly, the bit period (t_{PER}) of the DIN signal must be constant over the entire data transaction. Therefore, DIN should be driven by a stable periodic signal internal to the Master device (see Figure 2 - Master System Clock). The bit period can be any value between 1 μ S and 10mS.

The TCA5405 first detects the falling transition on DIN at the beginning of the S0 period to signal the start of an incoming data burst. Next, over the period of S1 and S2, between the two rising edges on DIN, a timer measures the duration of S1/S2 to calculate the bit period of the incoming signal. After that, the TCA5405 uses that value to generate its own internal clock which it uses to sample DIN as near as possible to the center of the subsequent D4-D0 bit periods. After bit D0 is sampled, the five sampled values are sent to the Q4-Q0 outputs. At the end of the D0 bit period, if DIN is not already high, it must be set high to signal the end of the transaction and to prepare for the next one.

TYPICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 3. Active Current vs Temperature




Figure 4. Standby Supply Current vs Temperature




Figure 5. Active Supply Current vs Supply Voltage




Figure 6. Standby Supply Current vs Supply Voltage




Figure 7. I/O Sink Current vs Output Low Voltage $V_{CC} = 1.65\text{ V}$




Figure 8. I/O Sink Current vs Output Low Voltage $V_{CC} = 1.8\text{ V}$

TYPICAL CHARACTERISTICS (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 9. I/O Sink Current vs Output Low Voltage VCC = 2.5V




Figure 10. I/O Sink Current vs Output Low Voltage VCC = 3.3V




Figure 11. I/O Sink Current vs Output Low Voltage VCC = 3.6V




Figure 12. I/O Low Voltage vs Temperature VCC = 3.3V at 20 mA




Figure 13. I/O Source Current vs Output High Voltage VCC = 1.65V




Figure 14. I/O Source Current vs Output High Voltage VCC = 1.8V

TYPICAL CHARACTERISTICS (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 15. I/O Source Current vs Output High Voltage VCC = 2.5V




Figure 16. I/O Source Current vs Output High Voltage VCC = 3.3V




Figure 17. I/O Source Current vs Output High Voltage VCC = 3.6V




Figure 18. I/O High Voltage vs Temperature VCC = 3.3V at 20 mA

重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下，随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改，并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保修的范围内，且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定，否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示授权，且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息：

产品

放大器	http://www.ti.com.cn/amplifiers
数据转换器	http://www.ti.com.cn/dataconverters
DSP	http://www.ti.com.cn/dsp
接口	http://www.ti.com.cn/interface
逻辑	http://www.ti.com.cn/logic
电源管理	http://www.ti.com.cn/power
微控制器	http://www.ti.com.cn/microcontrollers

应用

音频	http://www.ti.com.cn/audio
汽车	http://www.ti.com.cn/automotive
宽带	http://www.ti.com.cn/broadband
数字控制	http://www.ti.com.cn/control
光纤网络	http://www.ti.com.cn/opticalnetwork
安全	http://www.ti.com.cn/security
电话	http://www.ti.com.cn/telecom
视频与成像	http://www.ti.com.cn/video
无线	http://www.ti.com.cn/wireless

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2006, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCA5405RUGR	Active	Production	X2QFN (RUG) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	6Y
TCA5405RUGR.B	Active	Production	X2QFN (RUG) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	6Y

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA5405RUGR	X2QFN	RUG	8	3000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA5405RUGR	X2QFN	RUG	8	3000	202.0	201.0	28.0

MECHANICAL DATA

RUG (S-PQFP-N8)

PLASTIC QUAD FLATPACK






4208528-2/B 04/2008

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - This package complies to JEDEC MO-288 variation X2ECD.

RUG (R-PQFP-N8)

Example Board Layout

Example Stencil Design
(Note E)

4210299-2/A 06/09

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司