

# 具有 96kHz 增强处理能力的 TAS5822M 35W、数字输入、立体声闭环 D 类音频放大器

## 1 特性

- 灵活的音频 I/O：
  - 支持 32kHz、44.1kHz、48kHz、88.2kHz、96kHz 采样率
  - I<sup>2</sup>S、LJ、RJ、TDM
  - 用于音频监控、子通道或回声消除的 SDOOUT
  - PLL 集成，支持三线制数字音频接口（无需 MCLK）
  - 支持立体声桥接式或单声道并联桥接式负载（BTL 和 PBTL）
- 高效 D 级运行：
  - 电源效率高于 90%，R<sub>DSon</sub> 为 90mΩ
- 支持多路输出配置
  - 2.0 模式下（8Ω、24V、THD+N=1%），可提供 2 × 35W 的输出功率
  - 2.0 模式下（6Ω、18V、THD+N=1%），可提供 2 × 22W 的输出功率
- 优异的音频性能：
  - 1W、1kHz、PVDD = 24V 的条件下，THD+N ≤ 0.06%
  - SNR ≥ 110dB（A 加权），ICN ≤ 40 μVRMS
- 增强的音频处理能力：
  - 采样率转换器
  - 96kHz 处理器采样
  - 直流阻断，2 × 14 个 BQ，THD 管理器
  - DPEQ，音量控制
  - 输入混合器、输出交叉开关
  - 四阶 2 频带 DRC + AGC
  - 过热折返
- 灵活的电源配置
  - PVDD：4.5V 至 26.4V
  - DVDD 和 I/O：1.8V 或 3.3V
- 出色的集成式自保护功能：
  - 过流错误（OCE）
  - 过热警告（OTW）
  - 过热错误（OTE）
  - 欠压/过压锁定（UVLO/OVLO）
- 可轻松进行系统集成
  - I<sup>2</sup>C 软件控制
  - 减小了解决方案尺寸
    - 与开环器件相比，所需的无源器件更少
    - 采用全新 EMI 技术，具有超低 EMI
    - 大多数应用都不需要大型电感器

## 2 应用

- 条形音箱、电脑音频
- 无线、蓝牙扬声器
- DTV、HDTV、UHD 和多功能监控器

## 3 说明

TAS5822M 是一款高效数字输入 D 类音频放大器，适用于驱动消费类、商用和工业电子产品中使用的扬声器。


高性能闭环架构和宽开关频率范围可在大多数应用中减少无源器件并更大限度地减小电感器尺寸，从而减小解决方案的尺寸。TAS5822M 具有集成音频处理器，采用高达 96kHz 的架构，支持高级处理流程。

该器件支持高效 1SPW 调制，具有可调的 D 类环路带宽，可实现良好的音频性能。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸（标称值）
TAS5822M	HTSSOP (38) DCP	9.7mm × 4.4mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



Copyright © 2019, Texas Instruments Incorporated





## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.5 Programming and Control.....	<b>33</b>
<b>2 应用</b> .....	<b>1</b>	7.6 Register Maps.....	<b>38</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>71</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>71</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Applications.....	<b>71</b>
<b>6 Specifications</b> .....	<b>5</b>	<b>9 Power Supply Recommendations</b> .....	<b>77</b>
6.1 Absolute Maximum Ratings .....	<b>5</b>	9.1 DVDD Supply.....	<b>77</b>
6.2 ESD Ratings .....	<b>5</b>	9.2 PVDD Supply.....	<b>78</b>
6.3 Recommended Operating Conditions .....	<b>6</b>	<b>10 Layout</b> .....	<b>79</b>
6.4 Thermal Information .....	<b>6</b>	10.1 Layout Guidelines.....	<b>79</b>
6.5 Electrical Characteristics .....	<b>7</b>	10.2 Layout Example.....	<b>81</b>
6.6 Timing Requirements .....	<b>10</b>	<b>11 Device and Documentation Support</b> .....	<b>82</b>
6.7 Typical Characteristics.....	<b>12</b>	11.1 支持资源.....	<b>82</b>
6.8 Parametric Measurement Information.....	<b>21</b>	11.2 Trademarks.....	<b>82</b>
<b>7 Detailed Description</b> .....	<b>22</b>	11.3 静电放电警告.....	<b>82</b>
7.1 Overview.....	<b>22</b>	11.4 术语表.....	<b>82</b>
7.2 Functional Block Diagram.....	<b>22</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>82</b>
7.3 Feature Description.....	<b>22</b>		
7.4 Device Functional Modes.....	<b>28</b>		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2020	*	Initial release.



## Device Comparison Table

ORDERABLE PART NUMBER	RECOMMENDED PVDD RANGE	Typical Peak Current (speaker current)	R <sub>DS(ON)</sub> OPTION	Package
TAS5805M	4.5 V to 26.4 V	5A	180 m $\Omega$	TSSOP 28
TAS5806M	4.5 V to 26.4 V	5A	180 m $\Omega$	TSSOP 38 (Pin to Pin with TAS5822M)
TAS5822M	4.5 V to 26.4 V	7A	90 m $\Omega$	TSSOP 38 (Pin to Pin with TAS5806M)

## 5 Pin Configuration and Functions




图 5-1. DCP Package, 38-Pin TSSOP, Top View

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
DGND	8,12	G	Digital ground
DVDD	9	P	3.3-V or 1.8-V digital power supply
VR_DIG	11	P	Internally regulated 1.5-V digital supply voltage. This pin must not be used to drive external devices
ADR/ FAULT	10	DIO	Different I <sup>2</sup> C device address can be set by selecting different pull up resistor to DVDD, see Table 4 for details. This pin can be programed by writing 1 to a register bit after Power up bit. In this mode, the ADR/ FAULT is redefined as FAULT, go to Page 0, Book 0, set register 0x61 = 0x0b first, then set register 0x60 = 0x01
LRCLK	13	DI	Word select clock for the digital signal that is active on the serial port's input data line. In I <sup>2</sup> S, LJ and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary.
SCLK	14	DI	Bit clock for the digital signal that is active on the input data line of the serial data port.
SDIN	15	DI	Data line to the serial data port
SDOUT	26	DO	Serial Audio data output, the source data can select as Pre-DSP or Post DSP



表 5-1. Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
SDA	27	DI/O	I <sup>2</sup> C serial control data interface input/output
SCL	28	DI	I <sup>2</sup> C serial control clock input
PDN	29	DI	Power Down, active-low. P $\overline{D}N$ place the amplifier in Shutdown, turn off all internal regulators.
AVDD	30	P	Internally regulated 5-V analog supply voltage. This pin must not be used to drive external devices
AGND	31	G	Analog ground
PVDD	6	P	PVDD voltage input
	7	P	
	32	P	
	33	P	
PGND	3	G	Ground reference for power device circuitry. Connect this pin to system ground.
	36	G	
OUT_A+	5	O	Positive pin for differential speaker amplifier output A+
BST_A+	4	P	Connection point for the OUT_A+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A+
OUT_A-	2	O	Negative pin for differential speaker amplifier output A-
BST_A-	1	P	Connection point for the OUT_A- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A-
BST_B-	38	P	Connection point for the OUT_B- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B-
OUT_B-	37	O	Negative pin for differential speaker amplifier output B
BST_B+	35	P	Connection point for the OUT_B+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B+
OUT_B+	34	O	Positive pin for differential speaker amplifier output B+
NC	18	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	19	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	20	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	21	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	17	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	16	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	22	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	25	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	23	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
NC	24	-	No Connect Pin. Can be shorted to PVDD or shorted to GND or left open.
PowerPAD™		G	Connect to the system Ground

(1) AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0 V)



## 6 Specifications

### 6.1 Absolute Maximum Ratings

Free-air room temperature 25°C (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
DVDD	Low-voltage digital supply	- 0.3	3.9	V
PVDD	PVDD supply	- 0.3	30	V
V <sub>I(DigIn)</sub>	DVDD referenced digital inputs <sup>(2)</sup>	- 0.5	V <sub>DVDD</sub> + 0.5	V
V <sub>I(SPK_OUTxx)</sub>	Voltage at speaker output pins	- 0.3	32	V
T <sub>A</sub>	Ambient operating temperature,	- 40	85	°C
T <sub>J</sub>	Operating junction temperature	-40	160	°C
T <sub>stg</sub>	Storage temperature	- 40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) DVDD referenced digital pins include: ADR/FAULT, LRCLK, SCLK, SDIN, SDOUT, SCL, SDA,  $\overline{\text{PDN}}$

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>(POWER)</sub>	Power supply inputs	DVDD	1.62		3.63	V
		PVDD	4.5		26.4	
	Recommended PVDD Range <sup>(1)</sup>	BTL mode, Speaker Load =4Ω (+/-20% Variation)	4.5		20.8	V
		BTL mode, Speaker Load =5Ω (+/-20% Variation)	4.5		26	V
		BTL mode, Speaker Load =6Ω (+/-20% Variation)	4.5		26.4	V
		BTL mode, Speaker Load =8Ω (+/-20% Variation)	4.5		26.4	V
		PBTL mode, Speaker Load =2Ω (+/-20% Variation)	4.5		21	V
		PBTL mode, Speaker Load =3Ω (+/-20% Variation)	4.5		26.4	V
		PBTL mode, Speaker Load =4Ω (+/-20% Variation)	4.5		26.4	V
V <sub>IH(DigIn)</sub>	Input logic high for DVDD referenced digital inputs		0.9 × V <sub>DVDD</sub>		DVDD	V
V <sub>IL(DigIn)</sub>	Input logic low for DVDD referenced digital inputs		0.1 × V <sub>DVDD</sub>			V
L <sub>OUT</sub>	Minimum inductor value in LC filter under short-circuit condition		1			μH

- (1) The Max Recommended PVDD value is limited by OCE<sub>THRES</sub>, if the Class D amplifier's output peak current lower than OCE<sub>THRES</sub>, 4Ω BTL load and 2Ω PBTL load also supports higher PVDD up to 26.4V

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TAS5822M TSSOP (DCP) 38 PINS	UNIT
		JEDEC STANDARD 4-LAYER PCB	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	28.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	13.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.



## 6.5 Electrical Characteristics

Free-air room temperature 25°C, 1SPW Mode, LC filter=4.7uH+0.68uF, Fsw=768kHz, Class D Bandwidth=175kHz, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Digital I/O</b>						
IIH	Input logic high current level for DVDD referenced digital input pins	$V_{IN(DigIn)} = V_{DVDD}$			10	uA
IIL	Input logic low current level for DVDD referenced digital input pins	$V_{IN(DigIn)} = 0\text{ V}$			- 10	uA
$V_{IH(DigIn)}$	Input logic high threshold for DVDD referenced digital inputs		70%			$V_{DVDD}$
$V_{IL(DigIn)}$	Input logic low threshold for DVDD referenced digital inputs				30%	$V_{DVDD}$
$V_{OH(DigIn)}$	Output logic high voltage level	$I_{OH} = 4\text{ mA}$	80%			$V_{DVDD}$
$V_{OL(DigIn)}$	Output logic low voltage level	$I_{OH} = - 4\text{ mA}$			20%	$V_{DVDD}$
<b>I<sup>2</sup>C CONTROL PORT</b>						
$C_{L(I2C)}$	Allowable load capacitance for each I <sup>2</sup> C Line				400	pF
$f_{SCL(fast)}$	Support SCL frequency	No wait states, fast mode			400	kHz
$f_{SCL(slow)}$	Support SCL frequency	No wait states, slow mode			100	kHz
<b>SERIAL AUDIO PORT</b>						
$t_{DLY}$	Required LRCLK/FS to SCLK rising edge delay		5			ns
$D_{SCLK}$	Allowable SCLK duty cycle		40%		60%	
$f_s$	Supported input sample rates		32		96	kHz
$f_{SCLK}$	Supported SCLK frequencies		32		64	$f_s$
$f_{SCLK}$	SCLK frequency				24.576	MHz
<b>AMPLIFIER OPERATING MODE AND DC PRAMETERS</b>						
$t_{off}$	Turn-off Time	Excluding volume ramp			10	ms
$A_{V(SP_K\_AMP)}$	Programmable Gain	Value represents the "peak voltage" disregarding clipping due to lower PVDD Measured at 0 dB input(1FS)	13.75		29.4	dBV
$\Delta A_{V(SP_K\_AMP)}$	Amplifier gain error	Gain = 29.4dBV		0.5		dB
$f_{SP_K\_AMP}$	Switching frequency of the speaker amplifier			384		kHz
				480		kHz
				576		kHz
				768		kHz
				1024		kHz



## 6.5 Electrical Characteristics (continued)

Free-air room temperature 25°C, 1SPW Mode, LC filter=4.7uH+0.68uF, Fsw=768kHz, Class D Bandwidth=175kHz, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{DS(on)}$	Drain-to-source on resistance of the individual output MOSFETs	FET + Metallization. $V_{PVDD}=24V$ , $I_{(OUT)}=500mA$ , $T_J=25^{\circ}C$		90		$m\Omega$
<b>PROTECTION</b>						
$OCE_{THRES}$	Over-Current Error Threshold	Speaker Output Current (Post LC filter), Speaker current	6	7		A
$UVE_{THRES(PVDD)}$	PVDD under voltage error threshold		3.7	4	4.2	V
$OVE_{THRES(PVDD)}$	PVDD over voltage error threshold		27	28.1	29.2	V
$DCE_{THRES}$	Output DC Error protection threshold	Class D Amplifier's output DC voltage cross speaker load to trigger Output DC Fault protection		1.9		V
$T_{DCDET}$	Output DC Detect time	Class D Amplifier's output remain at or above $DCE_{THRES}$		570		ms
$OTE_{THRES}$	Over temperature error threshold			160		$^{\circ}C$
$OTE_{Hysteresis}$	Over temperature error hysteresis			10		$^{\circ}C$
$OTW_{THRES}$	Over temperature warning level	Read by register 0x73 bit3		135		$^{\circ}C$
OL	Open Load Detection	Open Load Detection for ChA or ChB or both	40	70		$\Omega$
SL	Short Load Detection	Short Load Detection for ChA or ChB or both		2		$\Omega$
<b>AUDIO PERFORMACNE (STEREO BTL)</b>						
$ V_{OS} $	Amplifier offset voltage	Measured differentially with zero input data, programmable gain configured with 29.4dBV analog gain, $V_{PVDD} = 18V$ , 1SPW Modulation	- 6.5		6.5	mV
$P_{O(SPK)}$	Output Power (Per Channel)	$V_{PVDD} = 13.5V$ , $R_{SPK} = 6\Omega$ , $f = 1KHz$ , $THD+N = 10\%$		15		W
		$V_{PVDD} = 13.5V$ , $R_{SPK} = 6\Omega$ , $f = 1KHz$ , $THD+N = 1\%$		13		W
		$V_{PVDD} = 18V$ , $R_{SPK} = 6\Omega$ , $f = 1KHz$ , $THD+N = 10\%$		27		W
		$V_{PVDD} = 18V$ , $R_{SPK} = 6\Omega$ , $f = 1KHz$ , $THD+N = 1\%$		23		W
		$V_{PVDD} = 24V$ , $R_{SPK} = 8\Omega$ , $f = 1KHz$ , $THD+N = 1\%$		35		W
$THD+N_{SPK}$	Total harmonic distortion and noise ( $P_O = 1W$ , $f = 1KHz$ , $R_{SPK} = 6\Omega$ )	$V_{PVDD} = 13.5V$		0.03		%
		$V_{PVDD} = 18V$		0.02		%
		$V_{PVDD} = 24V$		0.02		%
$ICN_{(SPK)}$	Idle channel noise(Aweighted, AES17)	$V_{PVDD} = 13.5V$ , LC-filter, Load=6 $\Omega$		35		$\mu V_{rms}$
		$V_{PVDD} = 18V$ , LC-filter, Load=6 $\Omega$		35		$\mu V_{rms}$
DR	Dynamic range	A-Weighted, -60 dBFS method. $V_{PVDD} = 24V$ , Analog Gain = 29.4dBV		111		dB



## 6.5 Electrical Characteristics (continued)

Free-air room temperature 25°C, 1SPW Mode, LC filter=4.7uH+0.68uF, Fsw=768kHz, Class D Bandwidth=175kHz, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise ratio	A-Weighted, referenced to 1% THD+N Output Level, $V_{PVDD}=24V$		111		dB
		A-Weighted, referenced to 1% THD+N Output Level, $V_{PVDD}=13.5V$		106		dB
PSRR	Power supply rejection ratio	Injected Noise = 1 KHz, 1 Vrms, $V_{PVDD} = 13.5 V$ , input audio signal = digital zero		72		dB
X-talk <sub>SPK</sub>	Cross-talk (worst case between left-to-right and right-to-left coupling)	f = 1 KHz, based on Inductor (DFEG7030D-4R7) from Murata		100		dB
<b>AUDIO PERFORMANCE (MONO PBTL)</b>						
V <sub>OS</sub>	Amplifier offset voltage	Measured differentially with zero input data, programmable gain configured with 29.4dBV Analog gain, $V_{PVDD} = 18 V$ , 1SPW Modulation	- 6.5		6.5	mV
P <sub>O(SPK)</sub>	Output Power	$V_{PVDD} = 24 V$ , $R_{SPK} = 4 \Omega$ , f = 1KHz, THD+N =1%		65		W
		$V_{PVDD} = 18 V$ , $R_{SPK} = 3 \Omega$ , f = 1KHz, THD+N =1%		45		W
		$V_{PVDD} = 18 V$ , $R_{SPK} = 3 \Omega$ , f = 1KHz, THD+N =10%		55		W
THD+N <sub>SPK</sub>	Total harmonic distortion and noise ( $P_O = 1 W$ , f = 1 KHz)	$V_{PVDD} = 18 V$ , LC-filter, $R_{SPK} = 3 \Omega$		0.05		%
		$V_{PVDD} = 24 V$ , LC-filter, $R_{SPK} = 4 \Omega$		0.02		%
DR	Dynamic range	A-Weighted, -60 dBFS method, $V_{PVDD}=24V$ , $R_{SPK}= 3 \Omega$		111		dB
SNR	Signal-to-noise ratio	A-Weighted, referenced to 1% THD+N Output Level, $V_{PVDD}=18V$ , $R_{SPK} = 3 \Omega$		108		dB
		A-Weighted, referenced to 1% THD+N Output Level, $V_{PVDD}=13.5V$ , $R_{SPK} = 2 \Omega$		106		dB
PSRR	Power supply rejection ratio	Injected Noise = 1 KHz, 1 Vrms, $V_{PVDD} = 18 V$ , input audio signal = digital zero		72		dB



## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
<b>Serial Audio Port Timing - Slave Mode</b>					
f <sub>SCLK</sub>	SCLK frequency	1.024			MHz
t <sub>SCLK</sub>	SCLK period	40			ns
t <sub>SCLKL</sub>	SCLK pulse width, low	16			ns
t <sub>SCLKH</sub>	SCLK pulse width, high	16			ns
t <sub>SL</sub>	SCLK rising to LRCLK/FS edge	8			ns
t <sub>LS</sub>	LRCLK/FS Edge to SCLK rising edge	8			ns
t <sub>SU</sub>	Data setup time, before SCLK rising edge	8			ns
t <sub>DH</sub>	Data hold time, after SCLK rising edge	8			ns
t <sub>DFS</sub>	Data delay time from SCLK falling edge			15	ns
<b>I<sup>2</sup>C Bus Timing - Standard</b>					
f <sub>SCL</sub>	SCL clock frequency			100	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs
t <sub>LOW</sub>	Low period of the SCL clock	4.7			μs
t <sub>HI</sub>	High period of the SCL clock	4			μs
t <sub>RS-SU</sub>	Setup time for (repeated) START condition	4.7			μs
t <sub>S-HD</sub>	Hold time for (repeated) START condition	4			μs
t <sub>D-SU</sub>	Data setup time	250			ns
t <sub>D-HD</sub>	Data hold time	0		3450	ns
t <sub>SCL-R</sub>	Rise time of SCL signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SCL-F</sub>	Fall time of SCL signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SDA-R</sub>	Rise time of SDA signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>SDA-F</sub>	Fall time of SDA signal	20 + 0.1C <sub>B</sub>		1000	ns
t <sub>P-SU</sub>	Setup time for STOP condition	4			μs
C <sub>B</sub>	Capacitive load for each bus line			400	pf
<b>I<sup>2</sup>C Bus Timing - Fast</b>					
f <sub>SCL</sub>	SCL clock frequency			400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs
t <sub>LOW</sub>	Low period of the SCL clock	1.3			μs
t <sub>HI</sub>	High period of the SCL clock	600			ns
t <sub>RS-SU</sub>	Setup time for (repeated)START condition	600			ns
t <sub>RS-HD</sub>	Hold time for (repeated)START condition	600			ns
t <sub>D-SU</sub>	Data setup time	100			ns
t <sub>D-HD</sub>	Data hold time	0		900	ns
t <sub>SCL-R</sub>	Rise time of SCL signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and after an acknowledge bit	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SCL-F</sub>	Fall time of SCL signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SDA-R</sub>	Rise time of SDA signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SDA-F</sub>	Fall time of SDA signal	20 + 0.1C <sub>B</sub>		300	ns
t <sub>P-SU</sub>	Setup time for STOP condition	600			ns
t <sub>SP</sub>	Pulse width of spike suppressed			50	ns
C <sub>B</sub>	Capacitive load for each bus line			400	pf






图 6-1. Serial Audio Port Timing in Slave Mode





图 6-2. I²C Communication Port Timing Diagram



## 6.7 Typical Characteristics


### 6.7.1 Bridge Tied Load (BTL) Configuration Curves with 1SPW Modulation, $F_{sw} = 768\text{kHz}$

Free-air room temperature  $25^{\circ}\text{C}$  (unless otherwise noted) Measurements were made using TAS5822MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 768 kHz, 1SPW Mode, the LC filter used was  $10\text{ }\mu\text{H} / 0.68\text{ }\mu\text{F}$ , Class D bandwidth = 175 kHz, unless otherwise noted.




$F_{sw} = 768\text{ kHz}$  Load=4  $\Omega$  1SPW Mode

图 6-3. Efficiency vs Output Power-BTL




$F_{sw} = 768\text{ kHz}$  Load=6  $\Omega$  1SPW Mode

图 6-4. Efficiency vs Output Power-BTL




$F_{sw} = 768\text{ kHz}$  Load=8  $\Omega$  1SPW Mode

图 6-5. Efficiency vs Output Power-BTL



$F_{sw} = 768\text{ kHz}$  1SPW Mode


图 6-6. Idle Channel Noise vs Supply Voltage



Continuous Output Power, 2CH run, High PVDD,  $R_{DSon}$  increase due to die temperature increase.

$F_{sw} = 768\text{ kHz}$  1SPW Mode Load=4  $\Omega$

图 6-7. Output Power vs Supply Voltage




6  $\Omega$  and 8  $\Omega$  efficiency is higher than 4  $\Omega$ , better thermal performance, 2CH and 1CH data almost same.

$F_{sw} = 768\text{ kHz}$  1SPW Mode Load=6  $\Omega$  or 8  $\Omega$


图 6-8. Output Power vs Supply Voltage






$F_{SW} = 768 \text{ kHz}$  Load=4  $\Omega$  PVDD = 18V

图 6-9. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load=4  $\Omega$  PVDD = 22V

图 6-10. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load=4  $\Omega$  PVDD = 24V

图 6-11. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 18V

图 6-12. THD+N vs Output Power-BTL



$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 22V


图 6-13. THD+N vs Output Power-BTL



$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 24V


图 6-14. THD+N vs Output Power-BTL






$F_{SW} = 768 \text{ kHz}$  Load =  $8 \Omega$  PVDD = 18V

图 6-15. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load =  $8 \Omega$  PVDD = 22V

图 6-16. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load =  $8 \Omega$  PVDD = 24V

图 6-17. THD+N vs Output Power-BTL




$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 18V

图 6-18. THD+N vs Frequency-BTL



$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 22V


图 6-19. THD+N vs Frequency-BTL



$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 24V


图 6-20. THD+N vs Frequency-BTL






$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 18V

**图 6-21. THD+N vs Frequency-BTL**




$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 22V

**图 6-22. THD+N vs Frequency-BTL**




$F_{SW} = 768 \text{ kHz}$  Load=6  $\Omega$  PVDD = 24V

**图 6-23. THD+N vs Frequency-BTL**




$F_{SW} = 768 \text{ kHz}$  Load=8  $\Omega$  PVDD = 18V

**图 6-24. THD+N vs Frequency-BTL**



$F_{SW} = 768 \text{ kHz}$  Load=8  $\Omega$  PVDD = 22V


**图 6-25. THD+N vs Frequency-BTL**



$F_{SW} = 768 \text{ kHz}$  Load=8  $\Omega$  PVDD = 24V


**图 6-26. THD+N vs Frequency-BTL**






Load = 6 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 18V

图 6-27. Crosstalk vs Frequency-BTL




Load = 8 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 18V

图 6-28. Crosstalk vs Frequency-BTL




Load = 6 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 22V

图 6-29. Crosstalk vs Frequency-BTL




Load = 4 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 24V

图 6-30. Crosstalk vs Frequency-BTL



Load = 6 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 24V

图 6-31. Crosstalk vs Frequency-BTL




Load = 8 Ω  
 $F_{SW}$  = 768 kHz    1SPW Mode    PVDD = 24V

图 6-32. Crosstalk vs Frequency-BTL




### 6.7.2 Parallel Bridge Tied Load (PBTL) Configuration Curves with 1SPW Modulation, Fsw = 768kHz

Free-air room temperature 25°C (unless otherwise noted). Measurements were made using TAS5822MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM frequency set to 768 kHz, 1SPW Mode, the LC filter used was 10  $\mu$  H / 0.68  $\mu$  F, Class D bandwidth = 175 kHz, unless otherwise noted.




F<sub>SW</sub> = 768 kHz Load = 4  $\Omega$  PVDD = 18V/22V/24V

**图 6-33. Efficiency vs Output Power**




F<sub>SW</sub> = 768 kHz Load = 3  $\Omega$  PVDD = 18V/22V/24V

**图 6-34. Efficiency vs Output Power**




F<sub>SW</sub> = 768 kHz Load = 2  $\Omega$  PVDD = 18V/22V/24V

**图 6-35. Efficiency vs Output Power**




F<sub>SW</sub> = 768 kHz Load = 2  $\Omega$  / 3  $\Omega$  / 4  $\Omega$  1SPW Mode

**图 6-36. idle Channel Noise vs PVDD**



F<sub>SW</sub> = 768 kHz Load = 2  $\Omega$  / 3  $\Omega$  / 4  $\Omega$  1SPW Mode

**图 6-37. Output Power vs PVDD**



F<sub>SW</sub> = 768 kHz Load = 4  $\Omega$  PVDD = 18V

**图 6-38. THD+N vs Output Power**





 $F_{SW} = 768 kHz$  Load =  $4 \Omega$  PVDD = 22V

图 6-39. THD+N vs Output Power



 $F_{SW} = 768 kHz$  Load =  $4 \Omega$  PVDD = 24V

图 6-40. THD+N vs Output Power



 $F_{SW} = 768 kHz$  Load =  $3 \Omega$  PVDD = 18V

图 6-41. THD+N vs Output Power



 $F_{SW} = 768 kHz$  Load =  $3 \Omega$  PVDD = 22V

图 6-42. THD+N vs Output Power



 $F_{SW} = 768 kHz$  Load =  $3 \Omega$  PVDD = 24V

图 6-43. THD+N vs Output Power




 $F_{SW} = 768 kHz$  Load =  $2 \Omega$  PVDD = 18V


图 6-44. THD+N vs Output Power






$F_{SW} = 768 \text{ kHz}$  Load =  $2 \Omega$  PVDD = 22V

**图 6-45. THD+N vs Output Power**




$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 18V

**图 6-46. THD+N vs Frequency**




$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 22V

**图 6-47. THD+N vs Frequency**




$F_{SW} = 768 \text{ kHz}$  Load =  $4 \Omega$  PVDD = 24V

**图 6-48. THD+N vs Frequency**



$F_{SW} = 768 \text{ kHz}$  Load =  $3 \Omega$  PVDD = 18V


**图 6-49. THD+N vs Frequency**



$F_{SW} = 768 \text{ kHz}$  Load =  $3 \Omega$  PVDD = 22V


**图 6-50. THD+N vs Frequency**






$F_{SW} = 768 \text{ kHz}$  Load =  $3 \Omega$  PVDD = 24V

图 6-51. THD+N vs Frequency



$F_{SW} = 768 \text{ kHz}$  Load =  $2 \Omega$  PVDD = 18V

图 6-52. THD+N vs Frequency



$F_{SW} = 768 \text{ kHz}$  Load =  $2 \Omega$  PVDD = 22V

图 6-53. THD+N vs Frequency



## 6.8 Parametric Measurement Information

### 6.8.1 Power Consumption Summary

Free-air room temperature 25°C (unless others noted), LC filter = 10  $\mu$ H + 0.68  $\mu$ F, Enable DSP (96 kHz Process Flow), 1SPW Modulation, DVDD = 3.3 V, ADR/FAULT pin pull up resistor = 4.7 k $\Omega$ , PDN pin pull up resistor = 10 k $\Omega$ .

V <sub>PVDD</sub> (V)	F <sub>SW</sub> (kHz)	State of Operation	I <sub>PVDD</sub> (mA)	I <sub>DVDD</sub> (mA)	P <sub>DISS</sub> (W)
18	384	<b>Play (Idle)</b>	<b>33.16</b>	<b>18.04</b>	<b>0.656</b>
		Hi-Z	10.15	17.84	0.242
		Sleep	7.01	0.76	0.129
		Deep Sleep	0.12	0.75	0.005
		Shutdown	0.009	0.33	0.001
	768	<b>Play (Idle)</b>	<b>28.66</b>	<b>18.04</b>	<b>0.575</b>
		Hi-Z	10.15	17.85	0.242
		Sleep	7.01	0.76	0.129
		Deep Sleep	0.12	0.75	0.005
		Shutdown	0.009	0.33	0.001
	1024	<b>Play (Idle)</b>	<b>29.75</b>	<b>18.06</b>	<b>0.595</b>
		Hi-Z	10.15	17.86	0.242
		Sleep	7.01	0.76	0.129
		Deep Sleep	0.12	0.75	0.005
		Shutdown	0.009	0.33	0.001
24	384	<b>Play (Idle)</b>	<b>41.01</b>	<b>18.1</b>	<b>1.044</b>
		Hi-Z	10.29	17.88	0.306
		Sleep	7.14	0.76	0.174
		Deep Sleep	0.13	0.76	0.006
		Shutdown	0.012	0.33	0.001
	768	<b>Play (Idle)</b>	<b>34.76</b>	<b>18.1</b>	<b>0.894</b>
		Hi-Z	10.29	17.87	0.306
		Sleep	7.14	0.76	0.174
		Deep Sleep	0.13	0.76	0.006
		Shutdown	0.011	0.33	0.001
	1024	<b>Play (Idle)</b>	<b>34.64</b>	<b>18.1</b>	<b>0.891</b>
		Hi-Z	10.29	17.86	0.306
		Sleep	7.15	0.76	0.174
		Deep Sleep	0.13	0.75	0.006
		Shutdown	0.012	0.33	0.001



## 7 Detailed Description


### 7.1 Overview

The TAS5822M device integrates 4 main building blocks together into a single cohesive device that maximizes sound quality, flexibility, and ease of use. The 4 main building blocks are listed as follows:

- A stereo Digital to PWM Conversion block.
- An Audio DSP subsystem.
- A flexible close-loop amplifier capable of operating in stereo or mono, at several different switching frequencies, and with a variety of output voltages and loads.
- An I<sup>2</sup>C control port for communication with the device

The device requires only two power supplies for proper operation. A DVDD supply is required to power the low voltage digital circuitry. Another supply, called PVDD, is required to provide power to the output stage of the audio amplifier. One internal LDO converts PVDD to 5 V for GVDD and AVDD, another internal LDO converts DVDD to 1.5V VR\_DIG for digital core.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Power Supplies

To facilitate system design, TAS5822M needs only a 3.3-V or 1.8-V supply in addition to the (typical) 12 V or 24 V power-stage supply. Two internal voltage regulators provide suitable voltage levels for the gate drive circuitry and internal circuitry. The external pins are provided only as a connection point for off-chip bypass capacitors to filter the supply. Connecting external circuitry to these regulator outputs may result in reduced performance and damage to the device. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors. In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST\_x). The gate drive voltages (AVDD) are derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power-supply pins and decoupling capacitors must be avoided. For a properly functioning bootstrap circuit, a small ceramic



capacitor must be connected from each bootstrap pin (BST\_x) to the power-stage output pin (OUT\_x). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (AVDD) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver.

### 7.3.2 Device Clocking

The TAS5822M devices have flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface.




图 7-1. Audio Flow with Respective Clocks

图 7-1 shows the basic data flow and clock Distribution.

The Serial Audio Interface typically has 3 connection pins which are listed as follows:

- SCLK (Bit Clock)
- LRCLK/FS (Left Right Word Clock and Frame Sync)
- SDIN (Input Data)

The device has an internal PLL that is used to take SCLK and create the higher rate clocks required by the DSP and the DAC clock.

The device has an audio sampling rate detection circuit that automatically senses which frequency the sampling rate is operating. Common audio sampling frequencies of 32 kHz, 44.1kHz – 48 kHz, 88.2 kHz – 96 kHz are supported. The sampling frequency detector sets the clock for DAC and DSP automatically.

### 7.3.3 Serial Audio Port – Clock Rates

The serial audio interface port is a 3-wire serial port with the signals LRCLK/FS, SCLK and SDIN. SCLK is the serial audio bit clock, used to clock the serial data present on SDIN into the serial shift register of the audio interface. Serial data is clocked into the TAS5822M device on the rising edge of SCLK. The LRCLK/FS pin is the serial audio left/right word clock or frame sync when the device is operated in TDM Mode.

表 7-1. Audio Data Formats, Bit Depths and Clock Rates

FORMAT	DATA BITS	MAXIMUM LRCLK/FS FREQUENCY (kHz)	SCLK RATE (f <sub>s</sub> )
I <sup>2</sup> S/LJ/RJ	32, 24, 20, 16	32 to 96	64, 32
TDM	32, 24, 20, 16	32	128
		44.1, 48	128, 256, 512
		96	128, 256

Before DSP register initialize with I<sup>2</sup>C during the startup, requires stable I<sup>2</sup>S ready. When Clock halt, non-supported SCLK to LRCLK(FS) ratio is detected, the device reports Clock Error in Register 113 (Register Address 0x71).

### 7.3.4 Clock Halt Auto-recovery

As some of host processor will Halt the I<sup>2</sup>S clock when there is no audio playing. When Clock halt, the device puts all channels into the Hi-Z state and reports Clock Error in Register 113 (Register Address 0x71). After audio clocks recovery, the device automatically returns to the previous state.



### 7.3.5 Sample Rate on the Fly Change

TAS5822M supports LRCLK(FS) rate on the fly change. For example, change LCRLK from 32kHz to 48kHz or 96kHz, Host processor needs to put the LRCLK(FS)/SCLK to Halt state at least 10ms before changing to the new sample rate.

### 7.3.6 Serial Audio Port - Data Formats and Bit Depths

The device supports industry-standard audio data formats, including standard I<sup>2</sup>S, left-justified, right-justified and TDM/DSP data. Data formats are selected via Register (Register Address 0x33-D[5:4]). If the high width of LRCLK(FS) in TDM/DSP mode is less than 8 cycles of SCLK(BCLK), the register (Register Address 0x33-D[3:2]) should set to 01. All formats require binary two's complement, MSB-first audio data; up to 32-bit audio data is accepted. All the data formats, word length and clock rate supported by this device are shown in Table 1. The data formats are detailed in Figure 1 through Figure 6. The word length are selected via Register (Register Address 0x33-D[1:0]). Default setting is I<sup>2</sup>S and 24 bit word length.

For TDM Mode, the offsets of data are selected via Register (Register Address 0x33-D[7:6]) and Register (Register Address 0x34-D[7:0]).

表 7-2. TDM Slots vs FS

LRCLK(FS)	TDM Slots	Notes
48kHz	16	Each Slots's position (offset) can be set by Register 51 (Register address 0x33) and Register 52 (Register address 0x34).
96kHz	8	




图 7-2. Left Justified Audio Data Format






图 7-3. I²S Audio Data Format





图 7-4. Right Justified Audio Data Format






TDM Data Format with OFFSET = 0

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

图 7-5. TDM 1 Audio Data Format



TDM Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCLK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

图 7-6. TDM 2 Audio Data Format



### 7.3.7 Digital Audio Processing

TAS5822M DSP has a ROM fixed process flow which support 96kHz DSP sample rate. Request PPC3 tuning software for details.




图 7-7. Audio Process Flow

### 7.3.8 Class D Audio Amplifier

Following the digital clipper, the interpolated audio data is next sent to the Closed Loop Class-D amplifier, whose first stage is Digital to PWM Conversion (DPC) block. In this block, the stereo audio data is translated into two pairs of complimentary pulse width modulated (PWM) signals which are used to drive the outputs of the speaker amplifier. Feedback loops around the DPC ensure constant gain across supply voltages, reduce distortion, and increase immunity to power supply injected noise and distortion. The analog gain is also applied in the Class-D amplifier section of the device.

#### 7.3.8.1 Speaker Amplifier Gain Select

A combination of digital gain and analog gain is used to provide the overall gain of the speaker amplifier. As seen in 图 7-8, the audio path of the device consists of a digital audio input port, a digital audio path, a stereo DAC, an analog to PWM modulator, a gate driver stage, a Class D power stage, and a feedback loop which feeds the output information back into the analog to PWM Modulator to correct for distortion sensed on the output pins. The total amplifier gain is comprised of digital gain, shown in the digital audio path and the analog gain from the input of the analog modulator to the output of the speaker amplifier power stage.




图 7-8. Speaker Amplifier Gain

As shown in 图 7-8, the first gain stage for the speaker amplifier is present in the digital audio path. It consists of the DSP volume control and the DAC volume control. The volume control is set to 0dB by default. For all settings of the [Register 0x54](#), AGAIN[4:0], the digital boost block remains at 0 dB. These gain settings ensure that the output signal is not clipping at different PVDD levels. 0dBFS output is 29.5-V peak output voltage



表 7-3. Analog Gain Setting

AGAIN[4:0]	GAIN (dBFS)	AMPLIFIER OUTPUT PEAK VOLTAGE (V <sub>P</sub> /FS)	AMPLIFIER OUTPUT PEAK VOLTAGE (dBV/FS)
00000 (Default Setting)	0 (Default Setting)	29.5V <sub>P</sub> /FS (Default Setting)	29.4dBV
00001	-0.5	27.85V <sub>P</sub> /FS	28.9dBV
00010	-1.0	26.29V <sub>P</sub> /FS	28.4dBV
00011	-1.5	24.82V <sub>P</sub> /FS	27.9dBV
.....	.....	.....	....
11111	-15.5	4.95V <sub>P</sub> /FS	13.9dBV

表 7-4. Example of Analog Gain Setting

(Based on 6 Ω speaker Load, take 0.5 Ω loss for PCB, Speaker wire, Inductor DCR and R<sub>DSon</sub>)

DAC Input (μDSP Output) dBFS	Full Band AGL Threshold dBFS	PVDD V	Book0/Page0, Register 0x54, AGAIN[4:0]	Gain (dBFS)	Amplifier Output Peak Voltage V	Amplifier Output Peak Voltage dBV
0	0	24	00101	-2.5	22.5V (Without Clipping)	27dBV
		18	01010	-5	16.6V (Without Clipping)	24.35dBV
		13.5	01111	-7.5	12.46V (Without Clipping)	21.9dBV
-2.5	-2.5	24	00000	0	22.5V (Clipping or not, depends on AGL time constant tuning)	27dBV
-5	-5	18			16.6V (Clipping or not, depends on AGL time constant tuning)	24.35dBV
-7.5	-7.5	13.5			12.46V (Clipping or not, depends on AGL time constant tuning)	21.9dBV

## 7.4 Device Functional Modes

### 7.4.1 Software Control

The TAS5822M device is configured via an I<sup>2</sup>C communication port.

The I<sup>2</sup>C Communication Protocol is detailed in the I<sup>2</sup>C Communication Port section. The I<sup>2</sup>C timing requirements are described in the I<sup>2</sup>C Bus Timing - Standard and I<sup>2</sup>C Bus Timing - Fast sections.

### 7.4.2 Speaker Amplifier Operating Modes

The TAS5822M device can be used in two different amplifier configurations:

- BTL Mode
- PBTL Mode

#### 7.4.2.1 BTL Mode

The familiar BTL mode of operation uses the TAS5822M device to amplify two independent signals, which represent the left and right portions of a stereo signal. The amplified left signal is presented on differential output pair shown as OUT\_A+ and OUT\_A-, the amplified right signal is presented on differential output pair shown as OUT\_B+ and OUT\_B-.

#### 7.4.2.2 PBTL Mode

The PBTL mode of operation is used to describe operation in which the two outputs of the device are placed in parallel with one another to increase the power sourcing capabilities of the device. On the output side of the TAS5822M device, the summation of the devices can be done before the filter in a configuration called Pre-Filter Parallel Bridge Tied Load (PBTL). However, the two outputs can be required to merge together after the inductor portion of the output filter. Doing so does require two additional inductors, but allows smaller, less expensive



inductors to be used because the current is divided between the two inductors. The process is called Post-Filter PBTl. On the input side of the TAS5822M device, the input signal to the PBTl amplifier is left frame of I<sup>2</sup>S or TDM data.

### 7.4.3 Minimize EMI with Spread Spectrum

This device supports spread spectrum with triangle mode. Spread spectrum is used to minimize the EMI noise.

User need configure register SS\_CTRL0 (0x6B) to Enable triangle mode and enable spread spectrum, and select spread spectrum frequency and range with SS\_CTRL1 (0x6C). For 384kHz FSW which configured by DEVICE\_CTRL1 (0x02), the spread spectrum frequency and range are described in Table 3.

**表 7-5. Spread Spectrum Setting**

SS_TRI_CTRL[3:0]	0	1	2	3	4	5	6	7
Triangle Freq	24k				48k			
Spread Spectrum Range	5%	10%	20%	25%	5%	10%	20%	25%

User Application example-Central Switching Frequency is 384kHz, Triangle Frequency is 24kHz:

w 58 6b 03 //Enable Spread Spectrum

w 58 6c 03 //SS\_TRI\_CTRL[3:0]0011, Triangle Frequency = 24kHz, Spread Spectrum Range should be 25% (336kHz~432kHz)

### 7.4.4 Minimize EMI with channel to channel phase shift

This device support channel to channel 180 degree PWM phase shift to minimize the EMI. Bit 0 of Register 0x53 can be used to disable or enable the phase shift.

### 7.4.5 Minimize EMI with Multi-Devices PWM Phase Synchronization

This device support up to 4 phases selection for the multi devices application system. For example, when a system integrated 4 TAS5822M devices, user can select phase 0/1/2/3 for each device by register PHASE\_CTRL (0x6A), which means there is a 45 degree phase shift between each device to minimize the EMI.

Recommend to do the Phase Synchronization with I<sup>2</sup>S clock during the Startup Phase.

1. Halt I<sup>2</sup>S clock.
2. Halt I<sup>2</sup>S clock.
3. Configure each device phase selection and enable the phase synchronization. For example: Register 0x6A = 0x03 for device 0; Register 0x6A = 0x07 for device 1; Register 0x6A = 0x0B for device 2; Register 0x6A = 0x0F for device 3. There should be a 45 degree PWM phase shift between each device to minimize the EMI.
4. Configure each device into Hi-Z mode.
5. Provide I<sup>2</sup>S to each device. Phase synchronization for all 4 devices will be automatically done by internal sequence.
6. Initialize the DSP code. (This step can be skipped if only need to do the PWM Phase Synchronization).
7. Device to Device PWM phase shift should be fixed with 45 degree.

### 7.4.6 Thermal Foldback

The Thermal Foldback (TFB) or Over temperature foldback, is designed to protect TAS5822M from excessive die temperature increases, in case the device operates beyond the recommended temperature/power limit, or with a weaker thermal system design than recommended. It allows the TAS5822M to play as loud as possible without triggering unexpected thermal shutdown. When the die temperature triggers the over-temperature warning (OTW) level (135C typ), an internal AGL (Automatic Gain Limiter) will reduce the digital gain automatically. Once the die temperature drops below the OTW, the device's digital gain gradually returns to the former setting. Both the attenuation gain and adjustable rate are programmable. The TFB gain regulation speed (attack rate and release rate) settings are the same as a regular AGL, which is also configurable with TAS5822M tuning software.



### 7.4.7 Device State Control

TAS5822M has 5 states with different power dissipation which listed in the Electrical Characteristics Table.

- Shutdown Mode. With  $\overline{\text{PDN}}$  pin pull down to GND. All internal LDOs (1.5V for digital core, 5V for analog) are disabled, all registers will be cleared to default value.

---

#### Note

Exit from Shutdown Mode and re-enter into Play mode, need follow up the start-up sequence and reload all register configurations (which generated by TAS5822M tuning software) again.

---

- Deep Sleep Mode. Deep Sleep Mode. Register 0x03h -D[1:0]=00, device stays in Deep Sleep Mode. In this mode, I2C block and 1.5V LDO for digital core still working, but internal 5V LDO (For AVDD and MOSFET gate driver) is disabled for low power dissipation. This mode can be used to extend the battery life in some portable speaker applications. If the host processor stops playing audio for a long time, can be set to Deep Sleep Mode to minimize power dissipation until host processor starts playing audio again. Unlike the Shutdown Mode (Pulling  $\overline{\text{PDN}}$  Low), entering or exiting Deep Sleep Mode, the DSP keeps active.
- Sleep Mode. Register 0x03h -D[1:0]=01, device stays in Sleep Mode. In this mode, I2C block, Digital core, DSP Memory, 5V Analog LDO are still working. Unlike the Shutdown Mode (Pull  $\overline{\text{PDN}}$  Low), enter or exit Sleep Mode, DSP is kept active. Exit from this mode and re-enter into play mode, only need to set Register 0x03h -D[1:0]=11.
- Output Hiz Mode. Register 0x03h -D[1:0]=10, device stays in Hiz Mode. In this mode, only output driver is set to be Hi-Z state, all other block operate normally. Exit from this mode and re-enter into play mode, only need to set Register 0x03h -D[1:0]=11.
- Play Mode. Register 0x03h -D[1:0]=11, device stays in Play Mode.

### 7.4.8 Device Modulation

TAS5822M has 3 modulation schemes: BD Modulation, 1SPW modulation and Hybrid modulation. Select modulation schemes for with Register 0x02 [1:0]-DAMP\_MOD.

#### 7.4.8.1 BD Modulation

This is a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage. The OUTPx and OUTNx are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTPx is greater than 50% and OUTNx is less than 50% for positive output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces any  $I^2R$  losses in the load.







图 7-9. BD Mode Modulation

#### 7.4.8.2 1SPW Modulation

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation and more attention required in the output filter selection. In Low Idle Current mode the outputs operate at ~17% modulation during idle conditions. When an audio signal is applied one output will decrease and one will increase. The decreasing output signal will quickly rail to GND at which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses.





**图 7-10. 1SPW Mode Modulation**

#### 7.4.8.3 Hybrid Modulation

Hybrid Modulation is designed to minimize power loss without compromising the THD+N performance, and is optimized for battery-powered applications. With Hybrid modulation enabled, the device detects the input signal level and adjusts the PWM duty cycle dynamically based on PVDD. Hybrid modulation achieves ultra-low idle current and maintains the same audio performance level as the BD Modulation. In order to minimize power dissipation, low switching frequency (For example,  $F_{sw} = 384 \text{ kHz}$ ) with proper LC filter ( $15 \mu\text{H} + 0.68 \mu\text{F}$  or  $22 \mu\text{H} + 0.68 \mu\text{F}$ ) is recommended.



### Note

- 1) With Hybrid Modulation, users need to input the system's PVDD value via device development App.
- 2) With Hybrid Modulation, Change device state from Deep Sleep Mode to Play Mode, specific sequence is required:
  1. Set device's PWM Modulation to BD or 1SPW mode via Register (Book0/Page0/Register0x02h, Bit [1:0]).
  2. Set device to Hi-Z state via Register (Book0/Page0/Register0x03h, Bit [1:0]).
  3. Delay 2ms.
  4. Set device's PWM Modulation to Hybrid mode via Register (Book0/Page0/Register0x02h, Bit [1:0]).
  5. Delay 15ms.
  6. Set device to Play state via Register (Book0/Page0/Register0x03h, Bit [1:0]).

## 7.5 Programming and Control

### 7.5.1 I<sup>2</sup>C Serial Communication Bus

The device has a bidirectional serial control interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports 100 and 400-kHz data transfer rates for random and sequential write and read operations as a slave device. Because the TAS5822M register map and DSP memory spans multi pages, the user should change from page to page before writing individual register or DSP memory. Changing from page to page is accomplished via register 0 on each page. This register value selects the page address, from 0 to 255.

### 7.5.2 Slave Address

The TAS5822M device has 7 bits for the slave address. The first five bits (MSBs) of the slave address are factory preset to 01011(0x5x). The next two bits of address byte are the device select bits which can be user-defined by ADR/  $\overline{\text{FAULT}}$  pin in 表 7-6.

表 7-6. I<sup>2</sup>C Slave Address Configuration

ADR/ FAULT PIN Configuration	MSBs					User Define		LSB
4.7k $\Omega$ to DVDD	0	1	0	1	1	0	0	R/ $\overline{\text{W}}$
15k $\Omega$ to DVDD	0	1	0	1	1	0	1	R/ $\overline{\text{W}}$
47k $\Omega$ to DVDD	0	1	0	1	1	1	0	R/ $\overline{\text{W}}$
120k $\Omega$ to DVDD	0	1	0	1	1	1	1	R/ $\overline{\text{W}}$

#### 7.5.2.1 Random Write

As shown in 图 7-11, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the device responds with an acknowledge bit. Next, the master transmits the address byte corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




图 7-11. Random Write Transfer



### 7.5.2.2 Sequential Write

A sequential data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master to the device as shown in 图 7-12. After receiving each data byte, the device responds with an acknowledge bit and the I<sup>2</sup> subaddress is automatically incremented by one.




图 7-12. Sequential Write Transfer

### 7.5.2.3 Random Read

As shown in 图 7-13, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup> device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte, the master device transmits another start condition followed by the address and the read/write bit again. This time the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.




图 7-13. Random Read Transfer

### 7.5.2.4 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the device to the master device as shown in 图 7-14. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup> sub address by one. After receiving the last data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the transfer.




图 7-14. Sequential Read Transfer



### 7.5.2.5 DSP Memory Book, Page and BQ update

The TAS5822M device supports the I<sup>2</sup>C serial bus and the data transmission protocol for standard and fast mode as a slave device.

The DSP memory is arranged in books, pages, and registers. Each book has several pages and each page has several registers.

Because the TAS5822M register map spans several books and pages, the user must select the correct book and page before writing individual register bits or bytes.

To change the book, the user must be on page 0x00. In register 0x7f on page 0x00 you can change the book. On page 0x00 of each book, register 0x7f is used to change the book. Register 0x00 of each page is used to change the page. To change a book first write 0x00 to register 0x00 to switch to page 0 then write the book number to register 0x7f on page 0. To change between pages in a book, simply write the page number to register 0x00.

All the Biquad Filters coefficients are addressed in Book 0xAA. The five coefficients of every Biquad Filter should be written entirely and sequentially from the lowest address to the highest.

### 7.5.2.6 Example Use

Example 1, The following is a sample script for configuring a device on I<sup>2</sup>C slave address 0x58 and set the device switching frequency to 768kHz with Class D loop bandwidth to 175kHz, 1SPW Modulation:

```
w 58 00 00 #Go to Page0
w 58 7f 00 #Change the Book to 0x00
w 58 00 00 #Go to Page 0x00
w 58 02 01 #Set switching frequency to 768kHz with 1SPW Modulation
w 58 53 60 #Set Class D Loop Bandwidth to 175kHz
```

Example 2, The following is a sample script for configuring a device on I<sup>2</sup>C slave address 0x58 and using the DSP host memory to change the digital volume to the default value of 0dB:

```
w 58 00 00 #Go to Page 0
w 58 7f 8c #Change the Book to 0x8C
w 58 00 2a #Go to Page 0x2a
w 58 24 00 80 00 00 #change digital volume to 0dB
```

### 7.5.2.7 Checksum

This device supports two different check sum schemes, a cyclic redundancy check (CRC) checksum and an Exclusive (XOR) checksum. Register reads do not change checksum, but writes to even nonexistent registers will change the checksum. Both checksums are 8-bit checksums and both are available together simultaneously. The checksums can be reset by writing a starting value (eg. 0x 00 00 00 00) to their respective 4-byte register locations.

#### 7.5.2.7.1 Cyclic Redundancy Check (CRC) Checksum

The 8-bit CRC checksum used is the 0x7 polynomial (CRC-8-CCITT I.432.1; ATM HEC, ISDN HEC and cell delineation,  $(1 + x^1 + x^2 + x^8)$ ). A major advantage of the CRC checksum is that it is input order sensitive. The CRC supports all I<sup>2</sup>C transactions, excluding book and page switching. The CRC checksum is read from register 0x7E on page0 of any book (B\_x, Page\_0, Reg\_126). The CRC checksum can be reset by writing 0x00 to the same register locations where the CRC checksum is valid.

#### 7.5.2.7.2 Exclusive or (XOR) Checksum

The Xor checksum is a simpler checksum scheme. It performs sequential XOR of each register byte write with the previous 8-bit checksum register value. XOR supports only Book 0x8C, and excludes page switching and all



registers in Page 0x00 of Book 0x8C. XOR checksum is read from location register 0x7D on page 0x00 of book 0x8C (B\_140, Page\_0, Reg\_125). The XOR Checksum can be reset by writing 0x00 to the same register location where it is read.


### 7.5.3 Control via Software

- Startup Procedures
- Shutdown Procedures

#### 7.5.3.1 Startup Procedures


1. Configure ADR/ FAULT pin with proper setting for I<sup>2</sup>C device address.
2. Bring up power supplies (it does not matter if PVDD or DVDD comes up first).
3. Once all power supplies are stable, bring up the  $\overline{\text{PDN}}$  HIGH.
4. Once I<sup>2</sup>S clock are stable, configure the device via the I<sup>2</sup>C control port based on the user cases (Make sure the  $\overline{\text{PDN}}$  pin = HIGH before I<sup>2</sup>C control port operating).
5. The device is now in normal operation.

图 7-15. Startup sequence



#### 7.5.3.2 Shutdown Procedures

1. The device is in normal operation.
2. Configure the Register 0x03h -D[1:0]=00 (DEEP SLEEP) via the I<sup>2</sup>C control port or Pull  $\overline{\text{PDN}}$  low.
3. The clocks can now be stopped and the power supplies brought down.
4. The device is now fully shutdown and powered off.



- Before PVDD/DVDD power down, Class D Output driver needs to be disabled by  $\overline{\text{PDN}}$  or by I<sup>2</sup>C.
- At least 6ms delay needed based on LRCLK (Fs) = 48kHz, Digital volume ramp down update every sample period, decreased by 0.5dB for each update, digital volume = 24dB. Change the value of register 0x4C and 0x4E or change the LRCLK rate, the delay changes.

图 7-16. Power down sequence



### 7.5.3.3 Protection and Monitoring

#### 7.5.3.3.1 Over current Shutdown (OCSD)

Under severe short-circuit event, such as a short to PVDD or ground, the device uses a peak-current detector, and the affected channel shuts down in < 100 ns if the peak current are enough. The shutdown speed depends on a number of factors, such as the impedance of the short circuit, supply voltage, and switching frequency. The user may restart the affected channel via I<sup>2</sup>C. An OCSD event activates the fault pin, and the I<sup>2</sup>C fault register saves a record. If the supply or ground short is strong enough to exceed the peak current threshold but not severe enough to trigger the OSCD, the peak current limiter prevents excess current from damaging the output FETs, and operation returns to normal after the short is removed.

#### 7.5.3.3.2 Speaker DC Protection

If the device measures a >1.9 V (Typical) DC offset and continue more than 570 ms (typical) on the output stage, the ADR/  $\overline{\text{FAULT}}$  line will be pulled low and set the OUTxx outputs to Hi-Z state to protect speaker, signifying a fault in [Register 0x70](#) in Book0/Page0. This fault report bit in [Register 0x70](#) keeps 1 and device keeps in Hi-Z mode unless clear it by [Register 0x78](#) in Book0/Page0 manually.

#### 7.5.3.3.3 Device Over Temperature Protection

Once the die temperature exceed 160°C (Typical), device will set the output driver from Play mode to Hi-Z Mode. Over temperature shutdown fault reported by [Register 0x72](#) in Book0/Page0. Set this fault's behavior to Auto-recovery mode, device will come back to play mode automatically once the die temperature drop down to 150°C or device needs re-enter into play mode by clearing fault with [Register 0x78](#) in Book0/Page0.

#### 7.5.3.3.4 Over Voltage Protection

Once the PVDD voltage exceed the  $\text{OVE}_{\text{THRES(PVDD)}}$  (28.1 V Typical), device will set the output driver from Play mode to Hi-Z mode. Over voltage fault reported by [Register 0x71](#) in Book0/Page0. Once PVDD drop below 27.5 V (Typical), device will come back to Play mode. But this bit still keeps 1 unless clear it by [Register 0x78](#) in Book0/Page0 manually.

#### 7.5.3.3.5 Under Voltage Protection

Once the PVDD voltage drop below the  $\text{UVE}_{\text{THRES(PVDD)}}$  (4 V Typical), device will set the output driver from Play mode to Hi-Z mode. Under voltage fault reported by [Register 0x71](#) in Book0/Page0. Once PVDD rise above 4.25 V (Typical), device will come back to Play mode. But this bit still keeps 1 unless clear it by [Register 0x78](#) in Book0/Page0 manually.

#### 7.5.3.3.6 Clock Fault

Once there has any Clock error occurs (Clock Halt, SCLK/LRCLK Ratio Error, PLL unlock, FS error) , [Register 0x37](#) and [Register 0x39](#) monitor these errors and real-time report with details, device will enter into Hi-Z mode. Clock Fault reported in [Register 0x71](#) in Book0/Page0. Once the clock error been removed, device will come back to play mode automatically. But this bit still keeps 1 unless clear it by [Register 0x78](#) in Book0/Page0 manually.



## 7.6 Register Maps

### 7.6.1 CONTROL PORT Registers

表 7-7 lists the memory-mapped registers for the CONTROL PORT. All register offset addresses not listed in 表 7-7 should be considered as reserved locations and the register contents should not be modified.

表 7-7. CONTROL PORT Registers

Offset	Acronym	Register Name	Section
1h	RESET_CTRL	Register 1	<a href="#">节 7.6.1.2</a>
2h	DEVICE_CTRL_1	Register 2	<a href="#">节 7.6.1.3</a>
3h	DEVICE_CTRL_2	Register 3	<a href="#">节 7.6.1.4</a>
Fh	I2C_PAGE_AUTO_INC	Register 15	<a href="#">节 7.6.1.5</a>
28h	SIG_CH_CTRL	Register 40	<a href="#">节 7.6.1.6</a>
29h	CLOCK_DET_CTRL	Register 41	<a href="#">节 7.6.1.7</a>
30h	SDOUT_SEL	Register 48	<a href="#">节 7.6.1.8</a>
31h	I2S_CTRL	Register 49	<a href="#">节 7.6.1.9</a>
33h	SAP_CTRL1	Register 51	<a href="#">节 7.6.1.10</a>
34h	SAP_CTRL2	Register 52	<a href="#">节 7.6.1.11</a>
35h	SAP_CTRL3	Register 53	<a href="#">节 7.6.1.12</a>
37h	FS_MON	Register 55	<a href="#">节 7.6.1.13</a>
38h	BCK_MON	Register 56	<a href="#">节 7.6.1.14</a>
39h	CLKDET_STATUS	Register 57	<a href="#">节 7.6.1.15</a>
4Ch	DIG_VOL	Register 76	<a href="#">节 7.6.1.16</a>
4Eh	DIG_VOL_CTRL1	Register 78	<a href="#">节 7.6.1.17</a>
4Fh	DIG_VOL_CTRL2	Register 79	<a href="#">节 7.6.1.18</a>
50h	AUTO_MUTE_CTRL	Register 80	<a href="#">节 7.6.1.19</a>
51h	AUTO_MUTE_TIME	Register 81	<a href="#">节 7.6.1.20</a>
52h	AMUTE_DELAY	Register 82	<a href="#">节 7.6.1.21</a>
53h	ANA_CTRL	Register 83	<a href="#">节 7.6.1.22</a>
54h	AGAIN	Register 84	<a href="#">节 7.6.1.23</a>
5Ch	BQ_WR_CTRL1	Register 92	<a href="#">节 7.6.1.24</a>
5Dh	DAC_CTRL	Register 93	<a href="#">节 7.6.1.25</a>
60h	ADR_PIN_CTRL	Register 96	<a href="#">节 7.6.1.26</a>
61h	ADR_PIN_CONFIG	Register 97	<a href="#">节 7.6.1.27</a>
66h	DSP_MISC	Register 102	<a href="#">节 7.6.1.28</a>
67h	DIE_ID	Register 103	<a href="#">节 7.6.1.29</a>
68h	POWER_STATE	Register 104	<a href="#">节 7.6.1.30</a>
69h	AUTOMUTE_STATE	Register 105	<a href="#">节 7.6.1.31</a>
6Ah	PHASE_CTRL	Register 106	<a href="#">节 7.6.1.32</a>
6Bh	SS_CTRL0	Register 107	<a href="#">节 7.6.1.33</a>
6Ch	SS_CTRL1	Register 108	<a href="#">节 7.6.1.34</a>
6Dh	SS_CTRL2	Register 109	<a href="#">节 7.6.1.35</a>
6Eh	SS_CTRL3	Register 110	<a href="#">节 7.6.1.36</a>
6Fh	SS_CTRL4	Register 111	<a href="#">节 7.6.1.37</a>
70h	CHAN_FAULT	Register 112	<a href="#">节 7.6.1.38</a>
71h	GLOBAL_FAULT1	Register 113	<a href="#">节 7.6.1.39</a>



**表 7-7. CONTROL PORT Registers (continued)**

Offset	Acronym	Register Name	Section
72h	GLOBAL_FAULT2	Register 114	<a href="#">节 7.6.1.40</a>
73h	OT WARNING	Register 115	<a href="#">节 7.6.1.41</a>
74h	PIN_CONTROL1	Register 116	<a href="#">节 7.6.1.42</a>
75h	PIN_CONTROL2	Register 117	<a href="#">节 7.6.1.43</a>
78h	FAULT_CLEAR	Register 120	<a href="#">节 7.6.1.45</a>

Complex bit access types are encoded to fit into small table cells. [表 7-8](#) shows the codes that are used for access types in this section.

**表 7-8. CONTROL PORT Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value



### 7.6.1.1 RESET\_CTRL Register (Offset = 1h) [reset = 0x00]

RESET\_CTRL is shown in 图 7-13 and described in 表 7-9.

Return to 表 7-7.

图 7-13. RESET\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED			RST_MOD	RESERVED			RST_REG
R/W			W	R			W

表 7-9. RESET\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4	RST_MOD	W	0	WRITE CLEAR BIT Reset Modules WRITE CLEAR BIT Reset full digital core This bit resets full digital signal chain (Include DSP and Control Port Registers). Since the DSP is also reset, the coefficient RAM content will also be cleared by the DSP. 0: Normal 1: Reset modules
3-1	RESERVED	R	000	This bit is reserved
0	RST_CONTROL_REG	W	0	WRITE CLEAR BIT Reset Registers This bit resets the control port registers back to their initial values. The RAM content is not cleared. 0: Normal 1: Reset control port registers



### 7.6.1.2 DEVICE\_CTRL\_1 Register (Offset = 2h) [reset = 0x00]

DEVICE\_CTRL\_1 is shown in 图 7-14 and described in 表 7-10.

Return to 表 7-7.

图 7-14. DEVICE\_CTRL\_1 Register

7	6	5	4	3	2	1	0
RESERVED	FSW_SEL			RESERVED	DAMP_PBTB	DAMP_MOD	
R/W	R/W			R/W	R/W	R/W	

表 7-10. DEVICE\_CTRL\_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-4	FSW_SEL	R/W	000	SELECT FSW. 000:768K 001:384K 010:310K 011:480K 100:576K 101:1.024MHz 110:Reserved 111:Reserved
3	RESERVED	R/W	0	This bit is reserved
2	DAMP_PBTB	R/W	0	0: SET DAMP TO BTL MODE 1:SET DAMP TO PBTB MODE
1-0	DAMP_MOD	R/W	00	00: BD MODE 01: 1SPW MODE (Recommended) 10: HYBRID MODE (Recommended)



### 7.6.1.3 DEVICE\_CTRL\_2 Register (Offset = 3h) [reset = 0x10]

DEVICE\_CTRL\_2 is shown in 图 7-15 and described in 表 7-11.

Return to 表 7-7.

图 7-15. DEVICE\_CTRL\_2 Register

7	6	5	4	3	2	1	0
RESERVED			DIS_DSP	MUTE	RESERVED	CTRL_STATE	
R/W			R/W	R/W	R/W	R/W	

表 7-11. DEVICE\_CTRL\_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4	DIS_DSP	R/W	1	DSP reset When the bit is made 0, DSP will start powering up and send out data. This needs to be made 0 only after all the input clocks are settled so that DMA channels do not go out of sync. 0: Normal operation 1: Reset the DSP
3	MUTE	R/W	0	Mute both Left Channel and Right Channel This bit issues soft mute request for the left channel and right channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume 1: Mute
2	Reserved	R/W	0	This bit is reserved
1-0	CTRL_STATE	R/W	00	Device state control register 00: Deep Sleep 01: Sleep 10: Hiz, 11: PLAY



#### 7.6.1.4 I2C\_PAGE\_AUTO\_INC Register (Offset = Fh) [reset = 0x00]

I2C\_PAGE\_AUTO\_INC is shown in 图 7-16 and described in 表 7-12.

Return to 表 7-7.

图 7-16. I2C\_PAGE\_AUTO\_INC Register

7	6	5	4	3	2	1	0
RESERVED				PAGE_AUTOINC_REG	RESERVED		
R/W				R/W	R/W		

表 7-12. I2C\_PAGE\_AUTO\_INC Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R/W	0000	This bit is reserved
3	PAGE_AUTOINC_REG	R/W	0	Page auto increment disable Disable page auto increment mode. for non -zero books. When end of page is reached it goes back to 8th address location of next page when this bit is 0. When this bit is 1 it goes to 0 th location of current page itself like in older part. 0: Enable Page auto increment 1: Disable Page auto increment
2-0	RESERVED	R/W	000	This bit is reserved

#### 7.6.1.5 SIG\_CH\_CTRL Register (Offset = 28h) [reset = 0x00]

SIG\_CH\_CTRL is shown in 图 7-17 and described in 表 7-13.

Return to 表 7-7.

图 7-17. SIG\_CH\_CTRL Register

7	6	5	4	3	2	1	0
BCK_RATIO_CONFIGURE				FS_MODE			
R/W				R/W			

表 7-13. SIG\_CH\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	BCK_RATIO_CONFIGURE	R/W	0000	These bits indicate the configured BCK ratio, the number of BCK clocks in one audio frame. 4'b0011:32FS 4'b0101:64FS 4'b0111:128FS 4'b1001:256FS 4'b1011:512FS
3-0	FS_MODE	R/W	0000	FS Speed Mode These bits select the FS operation mode, which must be set according to the current audio sampling rate. 4'b0000 Auto detection 4'b0110 32KHz 4'b1000 44.1KHz 4'b1001 48KHz 4'b1010 88.2KHz 4'b1011 96KHz Others Reserved



### 7.6.1.6 CLOCK\_DET\_CTRL Register (Offset = 29h) [reset = 0x00]

CLOCK\_DET\_CTRL is shown in 图 7-18 and described in 表 7-14.

Return to 表 7-7.

图 7-18. CLOCK\_DET\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED	DIS_DET_PLL	DIS_DET_BCLK_RANGE	DIS_DET_FS	DIS_DET_BCLK	DIS_DET_MISS	RESERVED	DIS_DET_LOCK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

表 7-14. CLOCK\_DET\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6	DIS_DET_PLL	R/W	0	Ignore PLL overrate Detection This bit controls whether to ignore the PLL overrate detection. The PLL must be slow than 150MHz or an error will be reported. When ignored, a PLL overrate error will not cause a clock error. 0: Regard PLL overrate detection 1: Ignore PLL overrate detection
5	DIS_DET_BCLK_RANGE	R/W	0	Ignore BCK Range Detection This bit controls whether to ignore the BCK range detection. The BCK must be stable between 256KHz and 50MHz or an error will be reported. When ignored, a BCK range error will not cause a clock error. 0: Regard BCK Range detection 1: Ignore BCK Range detection
4	DIS_DET_FS	R/W	0	Ignore FS Error Detection This bit controls whether to ignore the FS Error detection. When ignored, FS error will not cause a clock error. But CLKDET_STATUS will report fs error. 0: Regard FS detection 1: Ignore FS detection
3	DIS_DET_BCLK	R/W	0	Ignore BCK Detection This bit controls whether to ignore the BCK detection against LRCK. The BCK must be stable between 32FS and 512FS inclusive or an error will be reported. When ignored, a BCK error will not cause a clock error. 0: Regard BCK detection 1: Ignore BCK detection
2	DIS_DET_MISS	R/W	0	Ignore BCK Missing Detection This bit controls whether to ignore the BCK missing detection. When ignored an BCK missing will not cause a clock error. 0: Regard BCK missing detection 1: Ignore BCK missing detection
1	RESERVED	R/W	0	This bit is reserved
0	DIS_DET_LOCK	R/W	0	This bit is reserved

### 7.6.1.7 SDOUT\_SEL Register (Offset = 30h) [reset = 0h]

SDOUT\_SEL is shown in 图 7-19 and described in 表 7-15.

Return to 表 7-7.

图 7-19. SDOUT\_SEL Register

7	6	5	4	3	2	1	0
RESERVED						SDOUT_SEL	
						R/W	



图 7-19. SDOUT\_SEL Register (continued)

表 7-15. SDOUT\_SEL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	RESERVED		0	This bit is reserved
0	SDOUT_SEL	R	0	SDOUT Select. This bit selects what is being output as SDOUT pin. 0: SDOUT is the DSP output (post-processing) 1: SDOUT is the DSP input (pre-processing)



### 7.6.1.8 I2S\_CTRL Register (Offset = 31h) [reset = 0x00]

I2S\_CTRL is shown in 图 7-20 and described in 表 7-16.

Return to 表 7-7.

图 7-20. I2S\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED		BCK_INV	RESERVED		RESERVED		RESERVED
R/W		R/W	R/W	R	R		R/W

表 7-16. I2S\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5	BCK_INV	R/W	0	BCK Polarity This bit sets the inverted BCK mode. In inverted BCK mode, the DAC assumes that the LRCK and DIN edges are aligned to the rising edge of the BCK. Normally they are assumed to be aligned to the falling edge of the BCK. 0: Normal BCK mode 1: Inverted BCK mode
4-0	RESERVED	R/W	00000	This bit is reserved



### 7.6.1.9 SAP\_CTRL1 Register (Offset = 33h) [reset = 0x02]

SAP\_CTRL1 is shown in 图 7-21 and described in 表 7-17.

Return to 表 7-7.

图 7-21. SAP\_CTRL1 Register

7	6	5	4	3	2	1	0
I2S_SHIFT_MSB		DATA_FORMAT		I2S_LRCLK_PULSE		WORD_LENGTH	
R/W		R/W		R/W		R/W	

表 7-17. SAP\_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	I2S_SHIFT_MSB	R/W	00	I2S Shift MSB [9:8]. See details in 表 7-18.
5-4	DATA_FORMAT	R/W	00	I2S Data Format These bits control both input and output audio interface formats for DAC operation. 00: I2S 01: TDM/DSP 10: RTJ 11: LTJ
3-2	I2S_LRCLK_PULSE	R/W	00	01: Irclk pulse < 8 SCLK
1-0	WORD_LENGTH	R/W	10	I2S Word Length These bits control both input and output audio interface sample word lengths for DAC operation. 00: 16 bits 01: 20 bits 10: 24 bits 11: 32 bits

### 7.6.1.10 SAP\_CTRL2 Register (Offset = 34h) [reset = 0x00]

SAP\_CTRL2 is shown in 图 7-22 and described in 表 7-18.

Return to 表 7-7.

图 7-22. SAP\_CTRL2 Register

7	6	5	4	3	2	1	0
I2S_SHIFT							
R/W							

表 7-18. SAP\_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	I2S_SHIFT	R/W	00000000	I2S Shift LSB [7:0] These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of BCK from the starting (MSB) of audio frame to the starting of the desired audio sample. I2S Shift MSB [9:8] locates in 节 7.6.1.10 . 00000000: offset = 0 BCK (no offset) 00000001: offset = 1 BCK 00000010: offset = 2 BCKs and 11111111: offset = 512 BCKs



### 7.6.1.11 SAP\_CTRL3 Register (Offset = 35h) [reset = 0x11]

SAP\_CTRL3 is shown in 图 7-23 and described in 表 7-19.

Return to 表 7-7.

图 7-23. SAP\_CTRL3 Register

7	6	5	4	3	2	1	0
RESERVED		LEFT_DAC_DPATH		RESERVED		RIGHT_DAC_DPATH	
R/W		R/W		R/W		R/W	

表 7-19. SAP\_CTRL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5-4	LEFT_DAC_DPATH	R/W	01	Left DAC Data Path. These bits control the left channel audio data path connection. 00: Zero data (mute) 01: Left channel data 10: Right channel data 11: Reserved (do not set)
3-2	RESERVED	R/W	00	This bit is reserved
1-0	RIGHT_DAC_DPATH	R/W	01	Right DAC Data Path. These bits control the right channel audio data path connection. 00: Zero data (mute) 01: Right channel data 10: Left channel data 11: Reserved (do not set)



### 7.6.1.12 FS\_MON Register (Offset = 37h) [reset = 0x00]

FS\_MON is shown in 图 7-24 and described in 表 7-20.

Return to 表 7-7.

图 7-24. FS\_MON Register

7	6	5	4	3	2	1	0
RESERVED		BCLK_RATIO_HIGH		FS			
R/W		R		R			

表 7-20. FS\_MON Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5-4	BCLK_RATIO_HIGH	R	00	2 msbs of detected BCK ratio
3-0	FS	R	0000	These bits indicate the currently detected audio sampling rate. 0000 FS Error 0010 8KHz 0100 16KHz 0110 32KHz 1000 Reserved 1001 48KHz 1011 96KHz 1101 192KHz Others Reserved

### 7.6.1.13 BCK\_MON Register (Offset = 38h) [reset = 0x00]

BCK\_MON is shown in 图 7-25 and described in 表 7-21.

Return to 表 7-7.

图 7-25. BCK\_MON Register

7	6	5	4	3	2	1	0
BCLK_RATIO_LOW							
R							

表 7-21. BCK\_MON Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	BCLK_RATIO_LOW	R	00000000	These bits indicate the currently detected BCK ratio, the number of BCK clocks in one audio frame. BCK = 32 FS~512 FS



#### 7.6.1.14 CLKDET\_STATUS Register (Offset = 39h) [reset = 0x00]

CLKDET\_STATUS is shown in 图 7-26 and described in 表 7-22.

Return to 表 7-7.

图 7-26. CLKDET\_STATUS Register

7	6	5	4	3	2	1	0
RESERVED			DET_STATUS				
R/W			R				

表 7-22. CLKDET\_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	00	This bit is reserved
5	DET_STATUS	R	0	This bit indicates whether the BCLK is overrate or underrate
4		R	0	This bit indicates whether the PLL is overrate
3		R	0	This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled.
2		R	0	This bit indicates whether the BCK is missing or not.
1		R	0	This bit indicates whether the BCK is valid or not. The BCK ratio must be stable and in the range of 32-512FS to be valid.
0		R	0	In auto detection mode(reg_fsmode=0),this bit indicated whether the audio sampling rate is valid or not. In non auto detection mode(reg_fsmode!=0), Fs error indicates that configured fs is different with detected fs. Even FS Error Detection Ignore is set, this flag will be also asserted.

#### 7.6.1.15 DIG\_VOL Register (Offset = 4Ch) [reset = 30h]

DIG\_VOL is shown in 图 7-27 and described in 表 7-23.

Return to 表 7-7.

图 7-27. DIG\_VOL Register

7	6	5	4	3	2	1	0
PGA_LEFT							
R/W							

表 7-23. DIG\_VOL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PGA	R/W	00110000	Digital Volume These bits control both left and right channel digital volume. The digital volume is 24 dB to -103 dB in -0.5 dB step. 00000000: +24.0 dB 00000001: +23.5 dB ..... and 00101111: +0.5 dB 00110000: 0.0 dB 00110001: -0.5 dB ..... 11111110: -103 dB 11111111: Mute



### 7.6.1.16 DIG\_VOL\_CTRL1 Register (Offset = 4Eh) [reset = 0x33]

DIG\_VOL\_CTRL1 is shown in 图 7-28 and described in 表 7-24.

Return to 表 7-7.

图 7-28. DIG\_VOL\_CTRL1 Register

7	6	5	4	3	2	1	0
PGA_RAMP_DOWN_SPEED		PGA_RAMP_DOWN_STEP		PGA_RAMP_UP_SPEED		PGA_RAMP_UP_STEP	
R/W		R/W		R/W		R/W	

表 7-24. DIG\_VOL\_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	PGA_RAMP_DOWN_SPEED	R/W	00	Digital Volume Normal Ramp Down Frequency These bits control the frequency of the digital volume updates when the volume is ramping down. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)
5-4	PGA_RAMP_DOWN_STEP	R/W	11	Digital Volume Normal Ramp Down Step These bits control the step of the digital volume updates when the volume is ramping down. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update
3-2	PGA_RAMP_UP_SPEED	R/W	00	Digital Volume Normal Ramp Up Frequency These bits control the frequency of the digital volume updates when the volume is ramping up. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly restore the volume (Instant unmute)
1-0	PGA_RAMP_UP_STEP	R/W	11	Digital Volume Normal Ramp Up Step These bits control the step of the digital volume updates when the volume is ramping up. 00: Increment by 4 dB for each update 01: Increment by 2 dB for each update 10: Increment by 1 dB for each update 11: Increment by 0.5 dB for each update



### 7.6.1.17 DIG\_VOL\_CTRL2 Register (Offset = 4Fh) [reset = 0x30]

DIG\_VOL\_CTRL2 is shown in 图 7-29 and described in 表 7-25.

Return to 表 7-7.

图 7-29. DIG\_VOL\_CTRL2 Register

7	6	5	4	3	2	1	0
FAST_RAMP_DOWN_SPEED		FAST_RAMP_DOWN_STEP		RESERVED			
R/W		R/W		R/W			

表 7-25. DIG\_VOL\_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	FAST_RAMP_DOWN_SPEED	R/W	00	Digital Volume Emergency Ramp Down Frequency These bits control the frequency of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Update every 1 FS period 01: Update every 2 FS periods 10: Update every 4 FS periods 11: Directly set the volume to zero (Instant mute)
5-4	FAST_RAMP_DOWN_STEP	R/W	11	Digital Volume Emergency Ramp Down Step These bits control the step of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Decrement by 4 dB for each update 01: Decrement by 2 dB for each update 10: Decrement by 1 dB for each update 11: Decrement by 0.5 dB for each update
3-0	RESERVED	R/W	0000	This bit is reserved

### 7.6.1.18 AUTO\_MUTE\_CTRL Register (Offset = 50h) [reset = 0x07]

AUTO\_MUTE\_CTRL is shown in 图 7-30 and described in 表 7-26.

Return to 表 7-7.

图 7-30. AUTO\_MUTE\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED					REG_AUTO_MUTE_CTRL		
R/W					R/W		

表 7-26. AUTO\_MUTE\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	RESERVED	R/W	00000	This bit is reserved
2	REG_AUTO_MUTE_CTRL	R/W	1	0: Auto mute left channel and right channel independently. 1: Auto mute left and right channels only when both channels are about to be auto muted.
1			1	0: Disable right channel auto mute 1: Enable right channel auto mute
0			1	0: Disable left channel auto mute 1: Enable left channel auto mute



### 7.6.1.19 AUTO\_MUTE\_TIME Register (Offset = 51h) [reset = 0x00]

AUTO\_MUTE\_TIME is shown in 图 7-31 and described in 表 7-27.

Return to 表 7-7.

图 7-31. AUTO\_MUTE\_TIME Register

7	6	5	4	3	2	1	0
RESERVED	AUTOMUTE_TIME_LEFT			RESERVED	AUTOMUTE_TIME_RIGHT		
R/W	R/W			R/W	R/W		

表 7-27. AUTO\_MUTE\_TIME Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-4	AUTOMUTE_TIME_LEFT	R/W	000	Auto Mute Time for Left Channel These bits specify the length of consecutive zero samples at left channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 011: 266.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec
3	RESERVED	R/W	0	This bit is reserved
2-0	AUTOMUTE_TIME_RIGHT	R/W	000	Auto Mute Time for Right Channel These bits specify the length of consecutive zero samples at right channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms 001: 53 ms 010: 106.5 ms 011: 266.5 ms 100: 0.535 sec 101: 1.065 sec 110: 2.665 sec 111: 5.33 sec



### 7.6.1.20 AMUTE\_DELAY Register (Offset = 52h) [reset = 0x00]

AMUTE\_DELAY is shown in 图 7-32 and described in 表 7-28.

Return to 表 7-7.

图 7-32. AMUTE\_DELAY Register

7	6	5	4	3	2	1	0
AMUTE_DLY							
R/W							

表 7-28. AMUTE\_DELAY Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	AMUTE_DLY	R/W	00000000	<p>AMUTE Delay</p> <p>These bits control the delay before the complete digital mute to the assertion of analog mute. This is to allow the non-mute audio samples to completely flow out through analog parts before the assertion of the analog mute.</p> <p>00000000: No delay</p> <p>00000001: 1 LRCK delay</p> <p>00000010: 2 LRCK delay</p> <p>.....</p> <p>11111111: 255 LRCK delay</p>



### 7.6.1.21 ANA\_CTRL Register (Offset = 53h) [reset = 0x00]

ANA\_CTRL is shown in [图 7-33](#) and described in [表 7-29](#).

Return to [表 7-7](#).

**图 7-33. ANA\_CTRL Register**

7	6	5	4	3	2	1	0
ANA_CTRL							
R/W							

**表 7-29. ANA\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	ANA_CTRL	R/W	0	Fast Hiz control enable in clock halt
6-5			00	Class-D bandwidth control, "00": 80kHz; "01": 100kHz; "10": 120kHz; "11": 175kHz. With 768kHz or 1.024MHz switching frequency, bandwidth need set to 175kHz for best audio performance
4-1			0000	These bits are reserved
0			0	Channel L and R PWM output of phase control . 1: In phase 0: Out of phase



### 7.6.1.22 AGAIN Register (Offset = 54h) [reset = 0x00]

AGAIN is shown in 图 7-34 and described in 表 7-30.

Return to 表 7-7.

图 7-34. AGAIN Register

7	6	5	4	3	2	1	0
RESERVED				ANA_GAIN			
R/W				R/W			

表 7-30. AGAIN Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4-0	ANA_GAIN	R/W	00000	Analog Gain Control This bit controls the analog gain. 00000: 0 dB (29.5V peak voltage) 00001:-0.5db 11111: -15.5 dB

### 7.6.1.23 BQ\_WR\_CTRL1 Register (Offset = 5Ch) [reset = 0x00]

BQ\_WR\_CTRL1 is shown in 图 7-35 and described in 表 7-31.

Return to 表 7-7.

图 7-35. BQ\_WR\_CTRL1 Register

7	6	5	4	3	2	1	0
RESERVED							BQ_WR_FIRST_COEF
R/W							R/W

表 7-31. BQ\_WR\_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	RESERVED	R/W	0000000	This bit is reserved
0	BQ_WR_FIRST_COEF	R/W	0	Indicate the first coefficient of a BQ is starting to write.



#### 7.6.1.24 DAC\_CTRL Register (Offset = 5Dh) [reset = 0xF8]

DAC\_CTRL is shown in 图 7-36 and described in 表 7-32.

Return to 表 7-7.

图 7-36. DAC\_CTRL Register

7	6	5	4	3	2	1	0
DAC_FREQUE NCY_SEL	DAC_DITHER_EN		DAC_DITHER			DAC_CTRL_DEM_SEL	
R/W	R/W		R/W			R/W	

表 7-32. DAC\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	DAC_FREQUENCY_SEL	R/W	1	DAC Frequency Selection 0: 6.144MHz 1: 3.072MHz
6-5	DAC_DITHER_EN	R/W	11	DITHER_EN, 00: Disable both stage dither 01: Enable main stage dither 10: Enable second stage dither 11: Enable both stage dither
4-2	DAC_DITHER	R/W	110	Dither level 100: -2 <sup>-7</sup> 101: -2 <sup>-8</sup> 110: -2 <sup>-9</sup> 111: -2 <sup>-10</sup> 000: -2 <sup>-13</sup> 001: -2 <sup>-14</sup> 010: -2 <sup>-15</sup> 011: -2 <sup>-16</sup>
1-0	DAC_CTRL_DEM_SEL	R/W	00	00: Enable DAC DEM (Dynamic-Element-Matching) 11: Disable DAC DEM (Dynamic-Element-Matching)

#### 7.6.1.25 ADR\_PIN\_CTRL Register (Offset = 60h) [reset = 0h]

ADR\_PIN\_CTRL is shown in 图 7-37 and described in 表 7-33.

Return to 表 7-7.

图 7-37. ADR\_PIN\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED						ADR_OE	
						R/W - 0x0	

表 7-33. ADR\_PIN\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	RESERVED	R/W	0000000	This bit is reserved
0	ADR_OE	R/W	0	ADR Output Enable This bit sets the direction of the ADR pin 0: ADR is input 1: ADR is output



### 7.6.1.26 ADR\_PIN\_CONFIG Register (Offset = 61h) [reset = 0x00]

ADR\_PIN\_CONFIG is shown in 图 7-38 and described in 表 7-34.

Return to 表 7-7.

图 7-38. ADR\_PIN\_CONFIG Register

7	6	5	4	3	2	1	0
RESERVED			ADR_PIN_CONFIG				
R/W							

表 7-34. ADR\_PIN\_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	RESERVED	R/W	000	This bit is reserved
4-0	ADR_PIN_CONFIG	R/W	00000	00000: off (low) 00011: Auto mute flag (asserted when both L and R channels are auto muted) 00100: Auto mute flag for left channel 00101: Auto mute flag for right channel 00110: Clock invalid flag (clock error or clock missing) 00111: Reserved 01000: Reserved 01001: Reserved 01011: ADR as FAULTZ output

### 7.6.1.27 DSP\_MISC Register (Offset = 66h) [reset = 0h]

DSP\_MISC is shown in 图 7-39 and described in 表 7-35.

Return to 表 7-7.

图 7-39. DSP\_MISC Register

7	6	5	4	3	2	1	0
BYPASS_CONTROL							
R/W							

表 7-35. DSP\_MISC Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	BYPASS CONTROL	R/W	0000	These bits are reserved
3			0	1: Left and Right will have use unique coef 0: Right channel will share left channel coefficient
2			0	This bit is reserved
1			0	1: Bypass DRC
0			0	1: Bypass EQ

### 7.6.1.28 DIE\_ID Register (Offset = 67h) [reset = 0h]

DIE\_ID is shown in 图 7-40 and described in 表 7-36.

Return to 表 7-7.



**图 7-40. DIE\_ID Register**

7	6	5	4	3	2	1	0
DIE_ID							
R-0h							

**表 7-36. DIE\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DIE_ID	R	0h	DIE ID



### 7.6.1.29 POWER\_STATE Register (Offset = 68h) [reset = 0x00]

POWER\_STATE is shown in 图 7-41 and described in 表 7-37.

Return to 表 7-7.

图 7-41. POWER\_STATE Register

7	6	5	4	3	2	1	0
STATE_RPT							
R							

表 7-37. POWER\_STATE Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	Reserved	R	000000	These bits are reserved
1-0	STATE_RPT	R	00	00: Deep sleep 01: Seep 10: HIZ 11: Play



### 7.6.1.30 AUTOMUTE\_STATE Register (Offset = 69h) [reset = 0x00]

AUTOMUTE\_STATE is shown in 图 7-42 and described in 表 7-38.

Return to 表 7-7.

图 7-42. AUTOMUTE\_STATE Register

7	6	5	4	3	2	1	0
RESERVED						ZERO_RIGHT_MON	ZERO_LEFT_MON
R						R	R

表 7-38. AUTOMUTE\_STATE Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	000000	This bit is reserved
1	ZERO_RIGHT_MON	R	0	This bit indicates the auto mute status for right channel. 0: Not auto muted 1: Auto muted
0	ZERO_LEFT_MON	R	0	This bit indicates the auto mute status for left channel. 0: Not auto muted 1: Auto muted



### 7.6.1.31 PHASE\_CTRL Register (Offset = 6Ah) [reset = 0x00]

PHASE\_CTRL is shown in 图 7-43 and described in 表 7-39.

Return to 表 7-7.

图 7-43. PHASE\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED				RAMP_PHASE_SEL		I2S_SYNC_EN	PHASE_SYNC_EN
R/W				R/W		R/W	R/W

表 7-39. PHASE\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R/W	0000	This bit is reserved
3-2	RAMP_PHASE_SEL	R/W	00	Select ramp clock phase when multi devices integrated in one system to reduce EMI and peak supply peak current, it is recommended set all devices the same RAMP frequency and same spread spectrum. it must be set before driving device into PLAY mode if this feature is needed. 00: phase 0 01: phase1 10: phase2 11: phase3
1	I2S_SYNC_EN	R/W	0	Use I2S to synchronize output PWM phase 0: Disable 1: Enable
0	PHASE_SYNC_EN	R/W	0	0: RAMP phase sync disable 1: RAMP phase sync enable



### 7.6.1.32 SS\_CTRL0 Register (Offset = 6Bh) [reset = 0x00]

SS\_CTRL0 is shown in 图 7-44 and described in 表 7-40.

Return to 表 7-7.

图 7-44. SS\_CTRL0 Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	SS_PRE_DIV_SEL	SS_MANUAL_MODE	RESERVED		SS_RDM_EN	SS_TRI_EN
R/W	R/W	R/W	R/W	R/W		R/W	R/W

表 7-40. SS\_CTRL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6	RESERVED	R/W	0	This bit is reserved
5	SS_PRE_DIV_SEL	R/W	0	Select pll clock divide 2 as source clock in manual mode
4	SS_MANUAL_MODE	R/W	0	Set ramp ss controller to manual mode
3-2	RESERVED	R/W	0	This bit is reserved
1	SS_RDM_EN	R/W	0	Random SS enable
0	SS_TRI_EN	R/W	0	Triangle SS enable

### 7.6.1.33 SS\_CTRL1 Register (Offset = 6Ch) [reset = 0x00]

SS\_CTRL1 is shown in 图 7-45 and described in 表 7-41.

Return to 表 7-7.

图 7-45. SS\_CTRL1 Register

7	6	5	4	3	2	1	0
RESERVED	SS_RDM_CTRL			SS_TRI_CTRL			
R/W	R/W			R/W			

表 7-41. SS\_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-4	SS_RDM_CTRL	R/W	000	Random SS range control
3-0	SS_TRI_CTRL	R/W	0000	Triangle SS frequency and range control



### 7.6.1.34 SS\_CTRL2 Register (Offset = 6Dh) [reset = 0x50]

SS\_CTRL2 is shown in 图 7-46 and described in 表 7-42.

Return to 表 7-7.

图 7-46. SS\_CTRL2 Register

7	6	5	4	3	2	1	0
TM_FREQ_CTRL							
R/W							

表 7-42. SS\_CTRL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	TM_FREQ_CTRL	R/W	01010000	Control ramp frequency in manual mode, F=61440000/N

### 7.6.1.35 SS\_CTRL3 Register (Offset = 6Eh) [reset = 0x11]

SS\_CTRL3 is shown in 图 7-47 and described in 表 7-43.

Return to 表 7-7.

图 7-47. SS\_CTRL3 Register

7	6	5	4	3	2	1	0
TM_DSTEP_CTRL				TM_USTEP_CTRL			
R/W				R/W			

表 7-43. SS\_CTRL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	SS_TM_DSTEP_CTRL	R/W	0001	Control triangle mode spread spectrum fall step in ramp ss manual mode
3-0	SS_TM_USTEP_CTRL	R/W	0001	Control triangle mode spread spectrum rise step in ramp ss manual mode

### 7.6.1.36 SS\_CTRL4 Register (Offset = 6Fh) [reset = 0x24]

SS\_CTRL4 is shown in 图 7-48 and described in 表 7-44.

Return to 表 7-7.

图 7-48. SS\_CTRL4 Register

7	6	5	4	3	2	1	0
RESERVED	TM_AMP_CTRL		SS_TM_PERIOD_BOUNDARY				
R/W	R/W		R/W				

表 7-44. SS\_CTRL4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0	This bit is reserved
6-5	TM_AMP_CTRL	R/W	01	Control ramp amp ctrl in ramp ss manual model
4-0	SS_TM_PERIOD_BOUNDARY	R/W	00100	Control triangle mode spread spectrum boundary in ramp ss manual mode



### 7.6.1.37 CHAN\_FAULT Register (Offset = 70h) [reset = 0x00]

CHAN\_FAULT is shown in 图 7-49 and described in 表 7-45.

Return to 表 7-7.

图 7-49. CHAN\_FAULT Register

7	6	5	4	3	2	1	0
RESERVED				CH1_DC_1	CH2_DC_1	CH1_OC_I	CH2_OC_I
R				R	R	R	R

表 7-45. CHAN\_FAULT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0000	This bit is reserved
3	CH1_DC_1	R	0	Left channel DC fault. Once there is a DC fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.
2	CH2_DC_1	R	0	Right channel DC fault. Once there is a DC fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.
1	CH1_OC_I	R	0	Left channel over current fault. Once there is an OC fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.
0	CH2_OC_I	R	0	Right channel over current fault. Once there is an OC fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.

### 7.6.1.38 GLOBAL\_FAULT1 Register (Offset = 71h) [reset = 0h]

GLOBAL\_FAULT1 is shown in 图 7-50 and described in 表 7-46.

Return to 表 7-7.

图 7-50. GLOBAL\_FAULT1 Register

7	6	5	4	3	2	1	0
OTP_CRC_ER ROR	BQ_WR_ERRO R				CLK_FAULT_I	PVDD_OV_I	PVDD_UV_I
R	R				R	R	R

表 7-46. GLOBAL\_FAULT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	OTP_CRC_ERROR	R	0h	Indicate OTP CRC check error.
6	BQ_WR_ERROR	R	0h	The recent BQ is written failed
5-3	RESERVED	R	0h	This bit is reserved



表 7-46. GLOBAL\_FAULT1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2	CLK_FAULT_I	R	0h	<p>Clock fault.</p> <p>Once there is a Clock fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10).</p> <p>Clock fault works with an auto-recovery mode, once the clock error removes, device automatically returns to the previous state.</p> <p>Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.</p>
1	PVDD_OV_I	R	0h	<p>PVDD OV fault.</p> <p>Once there is an OV fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). OV fault works with an auto-recovery mode, once the OV error removes, device automatically returns to the previous state.</p> <p>Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.</p> <p>Once OV fault been cleared by Register 0x78, even the OV fault still exist (Device still keeps in Hi-Z state due to High PVDD), PVDD_OV_I keeps 0 unless the OV fault been triggered again (PVDD drop below the OV threshold and rise again).</p>
0	PVDD_UV_I	R	0h	<p>PVDD UV fault.</p> <p>Once there is an UV fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10).</p> <p>UV fault works with an auto-recovery mode, once the UV error removes, device automatically returns to the previous state.</p> <p>Clear this fault by setting bit 7 of 节 7.6.1.45 to 1 or this bit keeps 1.</p> <p>Once UV fault been cleared by Register 0x78, even the UV fault still exist (Device still keep in Hi-Z state due to Low PVDD), PVDD_UV_I keeps 0 unless the UV fault been triggered again (PVDD rise above the UV threshold and fall again).</p>



### 7.6.1.39 GLOBAL\_FAULT2 Register (Offset = 72h) [reset = 0h]

GLOBAL\_FAULT2 is shown in 图 7-51 and described in 表 7-47.

Return to 表 7-7.

图 7-51. GLOBAL\_FAULT2 Register

7	6	5	4	3	2	1	0
RESERVED				RESERVED		OTSD_I	
R				R		R	

表 7-47. GLOBAL\_FAULT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	RESERVED	R	0000000	This bit is reserved
0	OTSD_I	R	0	Over temperature shut down fault. Once there is an OT fault, this bit will set to 1. Class D output will set to Hi-Z. Report by FAULT pin (Pin 10). OT fault works with an auto-recovery mode by setting bit 4 of 节 7.6.1.44 to 1, once the OT error removes, device automatically returns to the previous state. Once OT fault been cleared by Register 0x78, even the OT still exist (Junction temperature exceed 160°C), device will start playing. This is a risk may destroy device, so suggest to set device to OT autorecovery mode or keep Hi-Z state until the OT warning disappear. OTSD_I keeps 0 unless the OT fault been triggered again (Temperature drop below the threshold and exceed the threshold again).

### 7.6.1.40 OT\_WARNING Register (Offset = 73h) [reset = 0x00]

OT\_WARNING is shown in 图 7-52 and described in 表 7-48.

Return to 表 7-7.

图 7-52. OT\_WARNING Register

7	6	5	4	3	2	1	0
RESERVED		RESERVED			OTW	RESERVED	
R		R			R	R	

表 7-48. OT\_WARNING Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	00	This bit is reserved
5-4	RESERVED	R	00	This bit is reserved
3	OTW	R	0	Over temperature warning ,135C
2-0	RESERVED	R	000	This bit is reserved



### 7.6.1.41 PIN\_CONTROL1 Register (Offset = 74h) [reset = 0x00]

PIN\_CONTROL1 is shown in 图 7-53 and described in 表 7-49.

Return to 表 7-7.

图 7-53. PIN\_CONTROL1 Register

7	6	5	4	3	2	1	0
MASK_OTSD	Reserved	Reserved	MASK_CLK_FAULT	MASK_PVDD_UV	MASK_PVDD_OV	MASK_DC	MASK_OC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

表 7-49. PIN\_CONTROL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	MASK_OTSD	R/W	0	Mask OTSD fault report
6	RESERVED	R/W	0	This bit is reserved
5	RESERVED	R/W	0	This bit is reserved
4	MASK_CLK_FAULT	R/W	0	Mask clock fault report by setting this bit to 1.
3	MASK_PVDD_UV	R/W	0	Mask PVDD UV fault report by setting this bit to 1.
2	MASK_PVDD_OV	R/W	0	Mask PVDD OV fault report by setting this bit to 1.
1	MASK_DC	R/W	0	Mask DC fault report by setting this bit to 1.
0	MASK_OC	R/W	0	Mask OC fault report by setting this bit to 1.

### 7.6.1.42 PIN\_CONTROL2 Register (Offset = 75h) [reset = 0xF8]

PIN\_CONTROL2 is shown in 图 7-54 and described in 表 7-50.

Return to 表 7-7.

图 7-54. PIN\_CONTROL2 Register

7	6	5	4	3	2	1	0
RESERVED	CLKFLT_LATCH_EN	OTSD_LATCH_EN	OTW_LATCH_EN	MASK_OTW	RESERVED	RESERVED	RESERVED
	R/W	R/W	R/W	R/W			

表 7-50. PIN\_CONTROL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	11	This bit is reserved
5	CLKFLT_LATCH_EN	R/W	1	Enable clock fault latch by setting this bit to 1.
4	OTSD_LATCH_EN	R/W	1	Enable OTSD fault latch by setting this bit to 1.
3	OTW_LATCH_EN	R/W	1	Enable OT warning latch by setting this bit to 1.
2	MASK_OTW	R/W	0	Mask OT warning report by setting this bit to 1.
1-0	RESERVED	R/W	00	This bit is reserved



### 7.6.1.43 MISC\_CONTROL Register (Offset = 76h) [reset = 0x00]

MISC\_CONTROL is shown in 图 7-55 and described in 表 7-51.

Return to 表 7-7.

图 7-55. MISC\_CONTROL Register

7	6	5	4	3	2	1	0
DET_STATUS_LATCH	RESERVED		OTSD_AUTO_REC_EN	RESERVED			
R/W	R/W		R/W	R/W			

表 7-51. MISC\_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	DET_STATUS_LATCH	R/W	0	1:Latch clock detection status 0:Don't latch clock detection status
6-5	RESERVED	R/W	00	This bit is reserved
4	OTSD_AUTO_REC_EN	R/W	0	OTSD auto recovery enable by setting this bit to 1.
3-0	RESERVED	R/W	0000	This bit is reserved



#### 7.6.1.44 FAULT\_CLEAR Register (Offset = 78h) [reset = 0x00]

FAULT\_CLEAR is shown in 图 7-56 and described in 表 7-52.

Return to 表 7-7.

图 7-56. FAULT\_CLEAR Register

7	6	5	4	3	2	1	0
ANALOG_FAULT_CLEAR	RESERVED						
W	R/W						

表 7-52. FAULT\_CLEAR Register Field Descriptions

Bit	Field	Type	Reset	Description
7	ANALOG_FAULT_CLEAR	W	0	WRITE CLEAR BIT once write this bit to 1, device will clear analog fault
6-0	RESERVED	R/W	0000000	This bit is reserved



## 8 Application and Implementation

---

### Note

以下应用部分的信息不属于 TI 组件规范，TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

---

### 8.1 Application Information

This section details the information required to configure the device for several popular configurations and provides guidance on integrating the TAS5822M device into the larger system.

### 8.2 Typical Applications

#### 8.2.1 2.0 (Stereo BTL) System

In the 2.0 system, two channels are presented to the amplifier via the digital input signal. These two channels are amplified and then sent to two separate speakers. In some cases, the amplified signal is further separated based upon frequency by a passive crossover network after the L-C filter. Even so, the application is considered 2.0.

Most commonly, the two channels are a pair of signals called a stereo pair, with one channel containing the audio for the left channel and the other channel containing the audio for the right channel. While certainly the two channels can contain any two audio channels, such as two surround channels of a multi-channel speaker system, the most popular occurrence in two channels systems is a stereo pair.







图 8-1. 2.0 (Stereo BTL) System Application Schematic



## 8.2.2 MONO ( PBTl) System

In MONO mode, TAS5822M can be used as PBTl mode to drive sub-woofer with more output power.

图 8-2. Mono (PBTl) System Application Schematic



### 8.2.2.1 Design Requirements

表 8-1. Design Parameters

PARAMETER	VALUE
PVDD	4.5V-24V
DVDD	1.8V or 3.3V
Speaker Load	6 Ω / 8 Ω in BTL Mode, 3 Ω / 4 Ω in PBTl Mode
LC Filter	10µH+0.68µF

### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Bootstrap Capacitors

The output stage of the TAS5822M uses a high-side NMOS driver, rather than a PMOS driver. To generate the gate driver voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use 0.47-µF capacitors to connect the appropriate output pin (OUT\_X) to



the bootstrap pin (BST\_X). For example, connect a 0.47- $\mu$ F capacitor between OUT\_A and BST\_A for bootstrapping the A channel. Similarly, connect another 0.47- $\mu$ F capacitor between the OUT\_B and BST\_B pins for the B channel inverting output.

#### 8.2.2.2.2 Inductor Selections

It is required that the peak current is smaller than the OCP (Over current protection) value which is 7A (Typical) , there are 3 cases which cause high peak current flow through inductor.

1. During power up (idle state, no audio input), the duty cycle increases from 0 to  $\theta$  . There has a start-up current which flow through inductor to set up the common mode voltage ( $PVDD \times \theta$  ).

#### Note

$\theta$  = 0.5 (BD Modulation), 0.14 (1SPW Modulation), 0.14 (Hybrid Modulation)

**Start-up Current** shows the start-up current related to different Fsw, PVDD, Inductance and different PWM modulation scheme. Start-up current should within device's  $OCE_{THRES}$ .

**表 8-2. Start-up Current**

Modulation Scheme	PVDD (V)	F <sub>SW</sub> ((kHz))	LC filter	Startup Peak Current (A)
BD	13.5	384	4.7 $\mu$ H + 0.68 $\mu$ F	2.88
			10 $\mu$ H + 0.68 $\mu$ F	2
		768	4.7 $\mu$ H + 0.68 $\mu$ F	2.64
			10 $\mu$ H + 0.68 $\mu$ F	1.84
	18	384	4.7 $\mu$ H + 0.68 $\mu$ F	3.84
			10 $\mu$ H + 0.68 $\mu$ F	2.64
		768	4.7 $\mu$ H + 0.68 $\mu$ F	3.52
			10 $\mu$ H + 0.68 $\mu$ F	2.4
	24	384	4.7 $\mu$ H + 0.68 $\mu$ F	<b>5.4</b>
			10 $\mu$ H + 0.68 $\mu$ F	3.76
		768	4.7 $\mu$ H + 0.68 $\mu$ F	<b>5</b>
			10 $\mu$ H + 0.68 $\mu$ F	3.12
1SPW	13.5	384	4.7 $\mu$ H + 0.68 $\mu$ F	1.28
			10 $\mu$ H + 0.68 $\mu$ F	0.96
		768	4.7 $\mu$ H + 0.68 $\mu$ F	1.12
			10 $\mu$ H + 0.68 $\mu$ F	0.72
	18	384	4.7 $\mu$ H + 0.68 $\mu$ F	1.84
			10 $\mu$ H + 0.68 $\mu$ F	1.2
		768	4.7 $\mu$ H + 0.68 $\mu$ F	1.52
			10 $\mu$ H + 0.68 $\mu$ F	1.04
	24	384	4.7 $\mu$ H + 0.68 $\mu$ F	2.6
			10 $\mu$ H + 0.68 $\mu$ F	1.6
		768	4.7 $\mu$ H + 0.68 $\mu$ F	2.4
			10 $\mu$ H + 0.68 $\mu$ F	1.36



图 8-3 和 图 8-4 shows how modulation scheme affect the start-up current. OUTP\_PWM is Class D amplifier's PWM output, OUTP\_FILTER is the common mode voltage on the capacitor of LC filter.

- During music playing, some audio burst signal (high frequency) with very hard PVDD clipping will cause PWM duty cycle increase dramatically. This is the worst case and it rarely happens.

$$I_{peak\_clipping} \approx PVDD \times (1 - \theta) / (F_{sw} \times L) \quad (1)$$

- Peak current due to Max output power. Ignore the ripple current flow through capacitor.

$$I_{peak\_output\_power} \approx \sqrt{2 \times Max\_Output\_Power / R_{speaker\_Load}} \quad (2)$$

Same PVDD and switching frequency, larger inductance means smaller idle current for lower power dissipation. It's suggested that inductor's saturation current  $I_{sat}$ , is larger than the amplifier's peak current during power-up and playing audio. In addition, the effective inductance at the peak current is required to be at least 80% of the inductance value in [LC filter recommendation](#) to meet datasheet specifications.

**表 8-3. LC filter recommendation**

Switching Frequency (kHz)	Modulation Scheme	Recommended Minimum Inductance (uH) for LC filter design
1024	1SPW	3.3 uH (or larger) + Capacitor (0.22uF~0.68uF)
768		4.7 uH (or larger) + Capacitor (0.22uF~0.68uF)
384 or 480		10 uH (or larger) +Capacitor (0.22uF~0.68uF)
384~1024	BD	8.2uH (or Larger) +Capacitor (0.22uF~0.68uF)

#### 8.2.2.2.3 Power Supply Decoupling

To ensure high efficiency, low THD, and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with some good quality, low ESL, Low ESR capacitors larger than 22 uF. These capacitors bypasses low frequency noise to the ground plane. For high frequency decoupling, place 1-uF or 0.1-uF capacitors as close as possible to the PVDD pins of the device.


#### 8.2.2.2.4 Output EMI Filtering

The TAS5822M device is often used with a low-pass filter, which is used to filter out the carrier frequency of the PWM modulated output. This filter is frequently referred to as the L-C Filter, due to the presence of an inductive element L and a capacitive element C to make up the 2-pole filter.


The L-C filter removes the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which is drawn from the power supply. The presence and size of the L-C filter is determined by several system level constraints. In some low-power use cases that have no other circuits which are sensitive to EMI, a simple ferrite bead or a ferrite bead plus a capacitor can replace the tradition large inductor and capacitor that are commonly used. In other high-power applications, large toroid inductors are required for maximum power and film capacitors can be used due to audio characteristics. Refer to the application report Class-D LC Filter Design ([SLOA119](#)) for a detailed description on the proper component selection and design of an L-C filter based upon the desired load and response.



### 8.2.2.3 Application Performance Plots



**图 8-3. Start-up Current**  
(Fsw = 768 kHz, LC filter = 4.7  $\mu$ H + 0.68  $\mu$ F, PVDD = 24 V, BD Modulation)




**图 8-4. Start-up Current**  
(Fsw = 768 kHz, LC filter = 4.7  $\mu$ H + 0.68  $\mu$ F, PVDD = 24 V, 1SPW Modulation)



## 9 Power Supply Recommendations

The device requires three power supplies for proper operation. A high-voltage supply calls PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. One low-voltage power supply which is calls DVDD is required to power the various low-power portions of the device. The allowable voltage range for both PVDD and DVDD supply are listed in the Recommended Operating Conditions table. The two power supplies do not have a required power-up sequence. The power supplies can be powered on in any order. But once the device has been initialized, PVDD must keep within the normal operation voltage. Once PVDD lower than 3.5V, all registers need re-initialize again. Recommends waiting 1 ms to 5 ms for the DVDD power supplies to stabilize before starting I<sup>2</sup>C communication and providing stable I<sup>2</sup>S clock before enabling the device outputs.



Copyright © 2018, Texas Instruments Incorporated

图 9-1. Power Supply Function Block Diagram

### 9.1 DVDD Supply

The DVDD supply that is required from the system is used to power several portions of the device. As shown in 图 9-1, it provides power to the DVDD pin. Proper connection, routing and decoupling techniques are highlighted in the 节 8 section and the 节 10.2 section and must be followed as closely as possible for proper operation and performance.

Some portions of the device also require a separate power supply that is a lower voltage than the DVDD supply. To simplify the power supply requirements for the system, the TAS5822M device includes an integrated low dropout (LDO) linear regulator to create this supply. This linear regulator is internally connected to the DVDD supply and its output is presented on the VR\_REG pin, providing a connection point for an external bypass capacitor. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.



## 9.2 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the EVM and must be followed as closely as possible for proper operation and performance. Due to the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TAS5822M device . Lack of proper decoupling, like that shown in the [Figure 8](#), results in voltage spikes which can damage the device.

A separate power supply is required to drive the gates of the MOSFETs used in the output stage of the speaker amplifier. This power supply is derived from the PVDD supply via an integrated linear regulator. A GVDD pin is provided for the attachment of decoupling capacitor for the gate drive voltage regulator. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.

Another separate power supply is derived from the PVDD supply via an integrated linear regulator is AVDD. AVDD pin is provided for the attachment of decoupling capacitor for the TAS5822M internal circuitry. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on this pin could cause the voltage to sag, negatively affecting the performance and operation of the device.



## 10 Layout

### 10.1 Layout Guidelines

#### 10.1.1 General Guidelines for Audio Amplifiers

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout.

Ideally, the guidance provided in the applications section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in the [§ 10.2](#) section. These examples represent exemplary baseline balance of the engineering trade-offs involved with laying out the device. These designs can be modified slightly as needed to meet the needs of a given application. In some applications, for instance, solution size can be compromised to improve thermal performance through the use of additional contiguous copper near the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components. In all cases, it is recommended to start from the guidance shown in the [§ 10.2](#) section and work with TI field application engineers or through the E2E community to modify it based upon the application specific goals.

#### 10.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network

Placing the bypassing and decoupling capacitors close to supply has long been understood in the industry. This applies to DVDD, AVDD and PVDD. However, the capacitors on the PVDD net for the TAS5822M device deserve special attention.

The small bypass capacitors on the PVDD lines of the DUT must be placed as close to the PVDD pins as possible. Not only does placing these devices far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5822M device can cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the *Absolute Maximum Ratings* table, damaging the device. For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the [§ 10.2](#) section.

#### 10.1.3 Optimizing Thermal Performance

Follow the layout example shown in the [Figure 10-1](#) to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance can be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device naturally travels away from the device and into the lower temperature structures around the device.

##### 10.1.3.1 Device, Copper, and Component Layout

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

- Avoid placing other heat producing components or structures near the amplifier (including above or below in the end equipment).
- If possible, use a higher layer count PCB to provide more heat sinking capability for the TAS5822M device and to prevent traces and copper signal and power planes from breaking up the contiguous copper on the top and bottom layer.
- Place the TAS5822M device away from the edge of the PCB when possible to ensure that the heat can travel away from the device on all four sides.
- Avoid cutting off the flow of heat from the TAS5822M device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
- Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5822M device.



- Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

### 10.1.3.2 Stencil Pattern

The recommended drawings for the TAS5822M device PCB foot print and associated stencil pattern are shown at the end of this document in the package addendum. Additionally, baseline recommendations for the via arrangement under and around the device are given as a starting point for the PCB design. This guidance is provided to suit the majority of manufacturing capabilities in the industry and prioritizes manufacturability over all other performance criteria. In elevated ambient temperature or under high-power dissipation use-cases, this guidance may be too conservative and advanced PCB design techniques may be used to improve thermal performance of the system.

---

#### Note

The customer must verify that deviation from the guidance shown in the package addendum, including the deviation explained in this section, meets the customer's quality, reliability, and manufacturability goals.

---

#### 10.1.3.2.1 PCB footprint and Via Arrangement

The PCB footprint (also known as a symbol or land pattern) communicates to the PCB fabrication vendor the shape and position of the copper patterns to which the TAS5822M device will be soldered. This footprint can be followed directly from the guidance in the package addendum at the end of this data sheet. It is important to make sure that the thermal pad, which connects electrically and thermally to the PowerPAD™ of the TAS5822M device, be made no smaller than what is specified in the package addendum. This ensures that the TAS5822M device has the largest interface possible to move heat from the device to the board.

The via pattern shown in the package addendum provides an improved interface to carry the heat from the device through to the layers of the PCB, because small diameter plated vias (with minimally-sized annular rings) present a low thermal-impedance path from the device into the PCB. Once into the PCB, the heat travels away from the device and into the surrounding structures and air. By increasing the number of vias, as shown in the [§ 10.2](#) section, this interface can benefit from improved thermal performance.

---

#### Note

Vias can obstruct heat flow if they are not constructed properly.

---

More notes on the construction and placement of vias are as follows:

- Remove thermal reliefs on thermal vias, because they impede the flow of heat through the via.
- Vias filled with thermally conductive material are best, but a simple plated via can be used to avoid the additional cost of filled vias.
- The diameter of the drill must be 8 mm or less. Also, the distance between the via barrel and the surrounding planes should be minimized to help heat flow from the via into the surrounding copper material. In all cases, minimum spacing should be determined by the voltages present on the planes surrounding the via and minimized wherever possible.
- Vias should be arranged in columns, which extend in a line radially from the heat source to the surrounding area. This arrangement is shown in the [§ 10.2](#) section.
- Ensure that vias do not cut off power current flow from the power supply through the planes on internal layers. If needed, remove some vias that are farthest from the TAS5822M device to open up the current path to and from the device.


#### 10.1.3.2.2 Solder Stencil

During the PCB assembly process, a piece of metal called a stencil is placed on top of the PCB and deposits solder paste on the PCB wherever there is an opening (called an aperture) in the stencil. The stencil determines the quantity and the location of solder paste that is applied to the PCB in the electronic manufacturing process. In most cases, the aperture for each of the component pads is almost the same size as the pad itself. However, the




thermal pad on the PCB is large and depositing a large, single deposition of solder paste would lead to manufacturing issues. Instead, the solder is applied to the board in multiple apertures, to allow the solder paste to out gas during the assembly process and reduce the risk of solder bridging under the device. This structure is called an aperture array, and is shown in the [节 10.2](#) section. It is important that the total area of the aperture array (the area of all of the small apertures combined) covers between 70% and 80% of the area of the thermal pad itself.

## 10.2 Layout Example



Top Layer 3D layout



Bot Layer 3D layout

图 10-1. 2.0 (Stereo BTL) 3-D View



## 11 Device and Documentation Support

### 11.1 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 11.2 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.3 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.4 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TAS5822MDCPR</a>	Active	Production	HTSSOP (DCP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TAS5822M
TAS5822MDCPR.A	Active	Production	HTSSOP (DCP)   38	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TAS5822M

- <sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).
- <sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- <sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- <sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- <sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- <sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5822MDCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1



## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5822MDCPR	HTSSOP	DCP	38	2000	353.0	353.0	32.0



## GENERIC PACKAGE VIEW


**DCP 38**

**PowerPAD TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.5 mm pitch



SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224560/B





4218816/A 10/2018

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.




# EXAMPLE BOARD LAYOUT


DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 8X



SOLDER MASK DETAILS

4218816/A 10/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.24 X 5.25
0.125	2.90 X 4.70 (SHOWN)
0.15	2.65 X 4.29
0.175	2.45 X 3.97

4218816/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司