





TAS2572 SLASF75 - NOVEMBER 2023

TAS2572 6.6 W Digital Input smart amp with I/V sense and integrated 13 V Class-H **Boost**

1 Features

- Powerful class-D amplifier
 - 6.6 W 1% THD+N
 - 13V boost with 4.0A max current limit
- Best in class efficiency
 - Upto 90% efficiency at system level
 - 4.8mW idle channel power
 - Integrated Y-bridge
 - Advanced 33mV step size class-H boost
- High performance audio channel
 - 7µV A-wt. idle channel noise
 - 109dB Dynamic Range
 - -90dB THDN
 - Low EMI performance
- Advanced integrated features
 - Integrated Speaker IV sense
 - Signal detection high efficiency modes
 - High accuracy voltage monitor & temp sensor
 - Programmable battery input current limit
- Ease of use features
 - 1cell, 2cell and 3cell Li-ion battery support
 - Clock based power up/down
 - Auto clock rate detection: 16kHz to 192kHz
 - Integrated ultrasonic tone generator
 - External 14V PVDD supply support
 - MCLK free operation
 - Thermal and over current protection
 - Programmable drive strength IO buffers
- Power Supplies and user interface

 VBAT: 2.5 V to 5.5 V VDD: 1.65 V to 1.95 V IOVDD: 1.2V or 1.8V - I²S/TDM: 8 channels

I²C: 4 selectable addresses

WCSP package

2 Applications

- Mobile phone, Tablets & Wearables
- Smart Speakers with Voice Assistance
- Bluetooth and Wireless speakers

3 Description

The TAS2572 is a digital input Class-D audio amplifier with an integrated Boost for higher power delivery in battery-operated systems. The device has integrated speaker voltage and current sense (IV-Sense) for real-time monitoring of the loudspeakers. IV-sense data can be used to run speaker protection algorithms on a host DSP to enable high output SPL while keeping speakers in a safe operating region.

The device is optimized for delivering the best battery life for real use cases of Music playback and Voice calls. Advanced efficiency optimization features like Class-H, Y-bridge and algorithms enable the device to produce best-in-class efficiency across all power regions of operation. The Class-D amplifier is capable of delivering 6.6 W output power using the integrated Class-H 13 V Boost.

A battery tracking peak voltage limiter and a battery voltage monitor ADC enables advanced battery monitoring algorithms on the host processor to manage peak output power delivery while avoiding any audio distortion when battery capacity is depleting.

Up to four devices can share a common bus via I²S/TDM + I²C interfaces.




Figure 3-1. Functional block diagram



Table of Contents

1 Features1	4 Revision History2
2 Applications1	5 Pin Configuration and Functions2
3 Description1	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
Nov, 2022	v0.1	Initial Release

5 Pin Configuration and Functions




Figure 5-1. Package Top Level View Pinout

Product Folder Links: TAS2572



Pin Functions

PIN			Pin Functions				
NAME	NO.	I/O ¹	DESCRIPTION				
AD1	B4	1	I ² C address pin LSB.				
AD2	B5	I	I ² C address pin LSB+1.				
	D1						
BGND	D2	Р	Boost ground. Connect to PCB GND plane strongly with multiple vias.				
	D3						
DREG	A6	Р	Digital core voltage regulator output. Bypass to GND with a capacitor. Do not connect to external load.				
FSYNC	A2	I	I ² S word clock or TDM frame sync.				
GREG	F4	Р	High-side gate CP regulator output. Do not connect to external load.				
	A3						
GND	C2	P	Digital ground. Connect to PCB GND plane. Strong connection to ground plane required through multiple vias.				
	C5		anough malapic viac.				
IOVDD	A4	Р	1.2-V or 1.8-V Digital IO supply. Decouple to GND with capacitor.				
IRQZ	В3	0	Open drain, active low interrupt pin. Pull up to IOVDD with resistor if optional internal pullup is not used.				
OUT_N	F5	0	Class-D negative output.				
OUT_P	F6	0	Class-D positive output.				
	D4						
DOND	D5		Class D. Davier at an amound Comment to DOD CND plans at warm to the south moultiple visc				
PGND	D6	P	Class-D Power stage ground. Connect to PCB GND plane strongly through multiple via				
	E4						
	F1						
PVDD	F2	Р	Integrated boost output and Class-D power stage supply.				
	F3						
SBCLK	A1	I	I ² S/TDM serial bit clock.				
SCL	В6	1	I ² C Clock Pin. Pull up to IOVDD with a resistor.				
SDA	A5	Ю	I ² C Data Pin. Pull up to IOVDD with a resistor.				
SDIN	B2	I	I ² S or TDM serial data input.				
SDOUT	B1	Ю	I ² S or TDM serial data output.				
SDZ	C3	I	Active low hardware shutdown.				
	E1						
SW	E2	P	Boost converter switch input.				
	E3						
VBAT	C1	Р	Battery power supply input. Connect to 2.5-V to 5.5-V supply and decouple with a cap.				
VBAT_SNS	C4	1	Battery sense terminal. Connect to 1S or 2S battery supply for remote battery sensing. Ground the pin if remote sensing is not used.				
VDD	C6	Р	Analog, digital power supply. Connect to 1.8-V supply and decouple to GND with cap.				
VSNS_N	E5	1	Voltage sense negative input. Connect to speaker negative terminal as close to speaker possible. Add series resistor if EMI filter is used.				
VSNS_P	E6	I	Voltage sense positive input. Connect to speaker positive terminal as close to speaker as possible. Add series resistor if EMI filter is used.				

1. I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TAS2572YCGR	Active	Production	DSBGA (YCG) 36	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TAS257X
TAS2572YCGR.A	Active	Production	DSBGA (YCG) 36	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TAS257X

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS2572YCGR	DSBGA	YCG	36	3000	180.0	8.4	2.4	2.4	0.62	4.0	8.0	Q1
TAS2572YCGR	DSBGA	YCG	36	3000	180.0	8.4	2.4	2.4	0.62	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TAS2572YCGR	DSBGA	YCG	36	3000	182.0	182.0	20.0
ı	TAS2572YCGR	DSBGA	YCG	36	3000	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated