
SDLS123 - MARCH 1974 - REVISED MARCH 1988

	TYPICAL	TYPICAL
TYPE	POWER	DELAY
	DISSIPATION	(4-BIT WORDS)
'85	275 mW	23 ns
LS85	52 mW	24 ns
' S85	365 mW	11 ns


description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

SN5485, SN54LS85, SN54S85 . . . J OR W PACKAGE SN7485 : . . N PACKAGE SN74LS85, SN74S85 . . . D OR N PACKAGE (TOP VIEW)



SN54LS85, SN54S85 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


FUNCTION TABLE

	COMP	ARING UTS			CASCADING INPUTS			OUTPUTS	
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = 8
A3 > B3	×	×	×	×	Х	×	Н	L	L
A3 < B3	×	×	×	×	X	×	L	н	L
A3 = B3	A2 > B2	×	×	×	X	×	н	L	L
A3 = B3	A2 < B2	×	×	×	X	×	L	Н	L
A3 = B2	A2 = B2	A1 > B1	×	×	X	×	н	L	L
A3 = B3	A2 = B2	A1 < B1	×	×	X	×	L	н	L
A2 = B3	A2 = B2	A1 = B1	A0 > B0	×	X	×	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	Х	×	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	AO = BO	L	H	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	×	X	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	AO = BO	н	н	Ł	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L _	L	н	Н	L

logic diagrams (positive logic)




logic symbol†





†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.




schematics of inputs and outputs









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54' SN54S'	SN54LS'	SN74' SN74S'	SN74LS'	UNIT
Supply voltage, V _{CC} (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	V
Interemitter voltage (see Note 2)	5.5		5.5		V
Operating free-air temperature range	- 55	to 125	-0	to 70	°C
Storage temperature range	- 65	to 150	- 65	to 150	°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies to each A input in conjunction with its respective B input of the '85 and 'S85.



SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

		SN5485	5		SN7485		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TE	ST CONDITI	ONS†		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage						2			V
VIL	Low-level input voltage								0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,		I _I = -12 mA				-1.5	V
Vон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,		V _{IH} = 2	2 ∨, -400 μA	2.4	3.4		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,		V _{IH} = 2			0.2	0.4	٧
Ч	Input current at maximum in	nput voltage	V _{CC} = MAX,		V _I = 5.	5 V			1	mA
1	Mich level in the survey of th	A < B, A > B inputs	V 440 V		14 - 2	4.17			40	
ΉН	High-level input current	all other inputs	V _{CC} = MAX,		V ₁ = 2.4	+ V			120	μΑ
1	Law law Line Annual	A < B, A > B inputs	V - MAY		· · · · ·	4.17			-1.6	
HE	Low-level input current	all other inputs	V _{CC} = MAX,		V ₁ = 0.4	4 V			-4.8	mA
		2	.,			SN5485	-20		-55	
los	Short-circuit output current	3	V _{CC} = MAX,	v0 = 0		SN7485	-18		-55	mA
1cc	Supply current		V _{CC} = MAX,	See Note 4				55	88	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		·	1			7		
	A A B -	A < B, $A > B$	2			12		
^t PLH	Any A or B data input		3]		17	26	ns
		A = B	4]		23	35	
			1			11		
		A < B, A > B	2	C _L = 15 pF,		15		
^t PH L	Any A or B data input	,	3	$R_1 = 400 \Omega$		20	30	ns
		A = B	4	See Note 5		20	30	
tPLH	A < B or A = B	A > B	1	See Note 5		7	11	ns
^t PHL	A < B or A = B	A > B	1	1		11	17	ns
t _{PLH}	A = 8	A = B	2			13	20	ns
^t PHL	A = B	A = B	2	1		11	17	ns
^t PLH	A > B or A = B	A < B	1			7	11	ns
^t PHL	A > B or A = B	A < B	1	1		11	17	ns

tpLH = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

[§]Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

SDLS123 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	S	N54LS	35	S	N74LS	35	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IQL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N54LS8	15	S	N74LS8	15	
	PARA	METER	TEST CON	IDITIONS [†]	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input	voltage			2			2			V
VIL	Low-level input	voltage					0.7			0.7	٧
VIK	Input clamp vol	tage	VCC = MIN,	I _I = -18 mA			-1.5			-1.5	V
	High-level outpu	ut voltage		V _{1H} = 2 V, I _{OH} = -400 μA	2.5	3.4		2.7	3.4		V
			V _{CC} = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output	it voltage	V _{IH} = 2 V, V _{IL} = V _{IL} max	1 _{OL} = 8 mA					0.35	0.5	Ľ
	Input current	A < B, A > B inputs	.,				0.1			0.1	mA
11	at maximum input voltage	all other inputs	V _{CC} = MAX,	V ₁ = 7 V			0.3			0.3	"
	High-level	A < B, A > B inputs	.,	V - 0.7.V			20			20	μΑ
ΉН	input current	all other inputs	VCC = MAX,	$V_1 = 2.7 \text{ V}$			60			60	۳^
	Low-level	A < B, A > B inputs	1/ - MAY	V = 0.4.V			-0.4			-0.4	mA
HL	input current	all other inputs	V _{CC} = MAX,	V ₁ = 0.4 V			-1.2			-1.2	
los	Short-circuit ou	tput current §	V _{CC} = MAX		-20		-100	-20		-100	mA
¹cc	Supply current		VCC = MAX,	See Note 4		10.4	20		10.4	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM	TO	NUMBER OF	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PARAMETER	INPUT	OUTPUT	GATE LEVELS	TEST COMBITTORS				
			1			14		1
		A < B, A > B	2			19		ns
^t PLH	Any A or B data input		3			24	36	<u> </u>
		A = B	4			27	45	
			1			11		
		A < B, A > B	2	0 15 5		15		ns
^t PHL	Any A or B data input		3	$C_L = 15 pF$		20	30] "
		A = B	4	$R_L = 2 k\Omega$		23	45	1
tPLH	A < B or A = B	A > B	1	See Note 5		14	22	ns
tPHL	A < B or A = B	A > B	1	1		11	17	ns
†PLH	A = B	A = B	2			13	20	ns
tPHL	A = B	A = B	2			13	26	ns
tPLH	A > B or A = B	A < B	1	1	13 14	14	22	ns
tPHL	A > B or A = B	A < B	1			11	17	ns

 $[\]P_{tPLH}$ = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C. \$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

		SN54S8	5	SN74S85			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-1			-1	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	<u> </u>	TES	ST CONDITIONS	t	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage					2			V
VIL.	Low-level input voltage							8.0	V
VIK	Input clamp voltage		VCC = MIN,	I ₁ = -18 mA				-1.2	V
			V _{CC} = MIN,	V _{IH} = 2 V,	SN54S85	2.5	3.4		V
νон	High-level output voltage		$V_{1L} = 0.8 V$	1 _{OH} = -1 mA	SN74S85	2.7	3.4		
			VCC = MIN,	V _{IH} = 2 V,				0.5	V
VOL	Low-level output voltage		VIL = 0.8 V,	1 _{OL} = 20 mA				0.5	1
11	Input current at maximum inpu	t voltage	VCC = MAX,	V ₁ = 5.5 V				1	mA
		A < B, A > B inputs	V _{CC} = MAX	V 27 V				50	μА
чн	High-level input current	all other inputs	7 VCC - WAA	V [= 2.7 V				150	1 40
<u> </u>		A < B, A > B inputs	V	V. = 0 5 V				-2	mA
11L	Low-level input current	all other inputs	V _{CC} = MAX,	V1 - 0.5 V				-6	11112
los	Short-circuit output current §		V _{CC} = MAX			-40		-100	mA
			V _{CC} = MAX,	See Note 4			73	115	
¹cc	Supply current		V _{CC} = MAX, See Note 4	T _A = 125°C,	SN54S85W			110	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN TYP	MAX	UNIT
			1		5		}
		A < B, A > B	2		7.5		ns
^t PLH	Any A or B data input		3		10.5	16] ""
		A = B	4		12	18	
			1		5.5		
		A < B, A > B	2	0 45 5	7		ns
^t PHL	Any A or B data input	•	3	Cլ = 15 pF,	11	16.5	
		A = B	4	R _L = 280 Ω,	11	16.5	
tPLH	A < B or A = B	A > B	1	See Note 5	5	7.5	ns
tPHL.	A < B or A = B	A > B	1		5.5	8.5	ns
^t PLH	A = B	A = B	2		7	10.5	ns
tPHL	A = B	A = B	2		5	7.5	ns
tPLH	A > B or A = B	A < 8	1		5	7.5	ns
tPHL	A > B or A = B	A < B	1		5.5	8.5	ns

 $[\]P_{tpLH}$ = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.




[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

TYPICAL APPLICATION DATA





www.ti.com

19-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	(3) Ball material Peak re		MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9754701Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9754701Q2A SNJ54LS 85FK
5962-9754701QEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9754701QE A SNJ54LS85J
5962-9754701QFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9754701QF A SNJ54LS85W
JM38510/08201BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 08201BEA
JM38510/08201BEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 08201BEA
JM38510/31101B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101B2A
JM38510/31101B2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101B2A
JM38510/31101BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BEA
JM38510/31101BEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BEA
JM38510/31101BFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BFA
JM38510/31101BFA.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BFA
M38510/08201BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 08201BEA
M38510/31101B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101B2A
M38510/31101BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BEA
M38510/31101BFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31101BFA





www.ti.com

19-Jul-2025

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN54LS85J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS85J
SN54LS85J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS85J
SN54S85J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S85J
SN54S85J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S85J
SN74LS85D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	LS85
SN74LS85DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS85
SN74LS85DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS85
SN74LS85N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS85N
SN74LS85N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS85N
SN74LS85NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS85
SN74LS85NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS85
SN74S85D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S85
SN74S85D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S85
SN74S85N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S85N
SN74S85N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S85N
SNJ54LS85FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9754701Q2A SNJ54LS 85FK
SNJ54LS85FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9754701Q2A SNJ54LS 85FK
SNJ54LS85J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9754701QE A SNJ54LS85J
SNJ54LS85J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type -55 to 125		5962-9754701QE A SNJ54LS85J
SNJ54LS85W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9754701QF A SNJ54LS85W



-55 to 125

N/A for Pkg Type

19-Jul-2025

SNJ54S85J



SNJ54S85J.A

www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SNJ54LS85W.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9754701QF A SNJ54LS85W
SNJ54S85FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S 85FK
SNJ54S85FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S 85FK
SNJ54S85J	Active	Production	CDIP (J) 16	25 I TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S85J

⁽¹⁾ Status: For more details on status, see our product life cycle.

Active

No

SNPB

25 | TUBE

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

Production

- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

CDIP (J) | 16

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jul-2025

OTHER QUALIFIED VERSIONS OF SN54LS85, SN54S85, SN74LS85, SN74S85:

● Catalog : SN74LS85, SN74S85

• Military : SN54LS85, SN54S85

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS85DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS85NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS85DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS85NSR	SOP	NS	16	2000	353.0	353.0	32.0



www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9754701Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9754701QFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31101B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/31101B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/31101BFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31101BFA.A	W	CFP	16	25	506.98	26.16	6220	NA
M38510/31101B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/31101BFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS85N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS85N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74S85D	D	SOIC	16	40	507	8	3940	4.32
SN74S85D.A	D	SOIC	16	40	507	8	3940	4.32
SN74S85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74S85N	N	PDIP	16	25	506	13.97	11230	4.32
SN74S85N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74S85N.A	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS85FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS85FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS85W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS85W.A	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54S85FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54S85FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated