

FEATUDEO

SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305I-MARCH 1993-REVISED FEBRUARY 2005

FEATURES	DB, DGV, DW, NS, OR PW PACKAGE
Operates From 1.65 V to 3.6 V	(TOP VIEW)
Inputs Accept Voltages to 5.5 V	
 Max t_{pd} of 7.9 ns at 3.3 V 	$\begin{array}{c c} \hline OE \\ 1 \\ 1D \\ 2 \\ 23 \\ 1Q \\ 1$
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	2D 3 22 2Q
• Typical V_{OHV} (Output V_{OH} Undershoot)	3D[] 4 21 [] 3Q 4D[] 5 20 [] 4Q
>2 V at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$	5D[] 6 19] 5Q
Supports Mixed-Mode Signal Operation on All	6D[] 7 18]] 6Q
Ports (5-V Input/Output Voltage With	7D[] 8 17]] 7Q
3.3-V V _{cc})	8D[] 9 16]] 8Q
Ioff Supports Partial-Power-Down Mode	9D[] 10 15] 9Q
Operation	CLR 11 14 CLKEN
Latch-Up Performance Exceeds 250 mA Per	GND 12 13 CLK

- JESD 17 • ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 9-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low, independently of the clock.

ORDERING INFORMATION

T _A	PA	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	R TOP-SIDE MARKING
	SOIC - DW	Tube of 25	SN74LVC823ADW	
	50IC - DW	Reel of 2000	SN74LVC823ADWR	LVC823A
	SOP – NS	Reel of 2000	SN74LVC823ANSR	LVC823A
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC823ADBR	LC823A
-40°C 10 85°C		Tube of 60	SN74LVC823APW	
	TSSOP – PW	Reel of 2000	SN74LVC823APWR	LC823A
		Reel of 250	SN74LVC823APWT	
	TVSOP – DGV	Reel of 2000	SN74LVC823ADGVR	LC823A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

Texas TRUMENTS www.ti.com

SCAS305I-MARCH 1993-REVISED FEBRUARY 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

		(EACH I	FLIP-FLC	P)	
		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Х	Х	L
L	Н	L	\uparrow	Н	Н
L	Н	L	\uparrow	L	L
L	н	Н	Х	Х	Q ₀
Н	Х	Х	Х	Х	Z

FUNCTION TABLE



LOGIC DIAGRAM (POSITIVE LOGIC)

To Eight Other Channels

SCAS305I-MARCH 1993-REVISED FEBRUARY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the h	high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the h	Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾			
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
I _O	Continuous output current		±50	mA	
	Continuous current through V_{CC} or GND			±100	mA
		DB package		63	
		DGV package		86	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DW package		46	°C/W
		NS package		65	
		PW package		88	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT		
V	Cupply voltage	Operating	1.65	3.6	V		
V _{CC}	Supply voltage	Data retention only	1.5		v		
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V		
		V _{CC} = 2.7 V to 3.6 V	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$			
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V		
		V_{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage	· · · · · · · · · · · · · · · · · · ·	0	5.5	V		
Vo	Output voltage	High or low state	0	V _{CC}	V		
		3-state	0	5.5	v		
		V _{CC} = 1.65 V		-4			
		V _{CC} = 2.3 V		-8			
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA		
		$V_{CC} = 3 V$		-24			
		V _{CC} = 1.65 V		4			
		V _{CC} = 2.3 V		8			
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA		
		$V_{CC} = 3 V$		24			
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305I-MARCH 1993-REVISED FEBRUARY 2005

TEXAS INSTRUMENTS www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT		
	I _{OH} = −100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$					
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2					
V _{OH}	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			V		
	1 – 12 mA		2.7 V	2.2			v		
	I _{OH} = -12 mA		3 V	2.4					
	$I_{OH} = -24 \text{ mA}$		3 V	2.2					
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2			
	$I_{OL} = 4 \text{ mA}$		1.65 V			0.45			
V _{OL}	I _{OL} = 8 mA	I _{OL} = 8 mA				0.7	V		
	I _{OL} = 12 mA	I _{OL} = 12 mA				0.4	-		
	I _{OL} = 24 mA	I _{OL} = 24 mA				0.55			
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA		
I _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA		
I _{OZ}	$V_0 = 0$ to 5.5 V		3.6 V			±10	μA		
	$V_I = V_{CC}$ or GND		261/			10	۸		
Icc	$3.6 \ V \leq V_{I} \leq 5.5 \ V^{(2)}$	$I_{O} = 0$	3.6 V			10	μΑ		
ΔI_{CC}	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μA		
C Control input	S = V = V or CND	V _I = V _{CC} or GND			5		۶Ē		
C _i Data inputs	$v_{I} = v_{CC} \cup U \cup U$				4		pF		
Co	$V_{O} = V_{CC}$ or GND		3.3 V		7		pF		

All typical values are at V_{CC} = 3.3 V, T_A = 25^{\circ}C. This applies in the disabled state only. (1)

(2)

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.1		V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V_{CC} = 3.3 V ± 0.3 V		UNIT
			MIN MAX		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			(1)		(1)		150		150	MHz
	Dulas duration	CLR low	(1)		(1)		3.3		3.3		
t _w	Pulse duration	CLK high or low	(1)		(1)		3.3		3.3		ns
		CLR inactive before CLK [↑]	(1)		(1)		1		1		
t _{su}	Setup time	Data before CLK↑	(1)		(1)		1.3		1.3		ns
		CLKEN low before CLK [↑]	(1)		(1)		1.8		1.8		
t _e Hold time	Data after CLK↑	(1)		(1)		2		2			
t _h		CLKEN low after CLK [↑]	(1)		(1)		1.3		1.3		ns

(1) This information was not available at the time of publication.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	FROM (INPUT)		-	TO (OUTPUT)	V _{CC} = ± 0.1	1.8 V 5 V	V _{CC} = 1 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{max}			(1)		(1)		150		150		MHz		
	CLK	0	(1)	(1)	(1)	(1)		8.9	1.4	8			
t _{pd}	CLR	Q	(1)	(1)	(1)	(1)		8.8	2.5	7.9	ns		
t _{en}	ŌĒ	Q	(1)	(1)	(1)	(1)		8.3	1.6	7.2	ns		
t _{dis}	ŌĒ	Q	(1)	(1)	(1)	(1)		7.1	1.1	6	ns		
t _{sk(o)}										1	ns		

(1) This information was not available at the time of publication.

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	59	٥F
C _{pd}	per flip-flop	Outputs disabled		(1)	(1)	46	рг


(1) This information was not available at the time of publication.

SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305I-MARCH 1993-REVISED FEBRUARY 2005



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

2.7 V

3.3 V \pm 0.3 V

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

 V_{Λ}

0.15 V

0.15 V

0.3 V

0.3 V

	IN	PUTS			•	_	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	
2.5 V \pm 0.2 V	Vcc	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	

1.5 V

1.5 V

6 V

6 V

50 pF


50 pF

500 Ω

500 Ω

≤2.5 ns


≤2.5 ns



2.7 V


2.7 V

PULSE DURATION



PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS



ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(3)	(4)	(5)		(0)
SN74LVC823ADBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823ADBR.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823ADGVR	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823ADGVR.B	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823ADW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC823A
SN74LVC823ADW.B	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC823A
SN74LVC823APW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APW.B	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWRG4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWRG4.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWT	Active	Production	TSSOP (PW) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A
SN74LVC823APWT.B	Active	Production	TSSOP (PW) 24	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC823A

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC823ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC823ADGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC823ADBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVC823ADGVR	TVSOP	DGV	24	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC823ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVC823ADW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVC823APW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC823APW.B	PW	TSSOP	24	60	530	10.2	3600	3.5

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




DGV0024A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




DGV0024A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0024A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated