

SCAS715B-SEPTEMBER 2003-REVISED APRIL 2008

20 Vcc

19**1**1Q

18 2Q

17 🛛 3Q

16 4Q

15 5Q

14 6Q

13 7Q

12 8Q

11 CLK

**DW OR PW PACKAGE** 

(TOP VIEW)

OE 1

1D 2

2D 🛛 3

3D **1** 4

5D 🛛 6

6D 🛛 7

7D 🛛 8

8D 🛛 9

GND 10

4D 🛛 5

# OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

### FEATURES

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates From 2 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 7 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation

### **DESCRIPTION/ORDERING INFORMATION**

The SN74LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### SCAS715B-SEPTEMBER 2003-REVISED APRIL 2008

www.ti.com

EXAS NSTRUMENTS

#### ORDERING INFORMATION<sup>(1)</sup>


T <sub>A</sub>	PACKAG	iE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
40°C to 125°C	SOIC – DW	Reel of 2000	SN74LVC574AQDWRQ1	L574AQ1		
–40°C to 125°C	TSSOP – PW	Reel of 2000	SN74LVC574AQPWRQ1	L574AQ1		


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	L	х	Q <sub>0</sub>
н	Х	х	Z





To Seven Other Channels

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-	impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high	or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
0	Deckage thermal impedance (4)	DW package		58	°C/M
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	PW package		83	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS715B-SEPTEMBER 2003-REVISED APRIL 2008

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply veltage	Operating	2	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V	2		V
$V_{\text{IL}}$	Low-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
V	Output voltage	High or low state	0	$V_{CC}$	V
Vo	Dutput voltage	3-state	0	5.5	v
-	High lovel output ourrent	$V_{CC} = 2.7 V$		-12	<b>m</b> (
IOH	High-level output current	$V_{CC} = 3 V$		-24	mA
-		$V_{CC} = 2.7 V$		12	~ ^
I <sub>OL</sub> L	Low-level output current	V <sub>CC</sub> = 3 V		24	mA
Δt/Δv	Input transition rise or fall rate	·		6	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT		
	I <sub>OH</sub> = -100 μA		2.7 V to 3.6 V	$V_{CC} - 0.2$				
N/	1 10 m 4		2.7 V	2.2		V		
V <sub>OH</sub>	$I_{OH} = -12 \text{ mA}$		3 V	2.4		v		
	I <sub>OH</sub> = -24 mA		3 V	2.2				
	I <sub>OL</sub> = 100 μA		2.7 V to 3.6 V		0.2			
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA		2.7 V		0.4	4 V		
	I <sub>OL</sub> = 24 mA		3 V		0.55			
I <sub>I</sub>	$V_{I} = 0$ to 5.5 V		3.6 V		±5	μA		
I <sub>OZ</sub>	$V_0 = 0$ to 5.5 V		3.6 V		±15	μA		
	$V_I = V_{CC}$ or GND		3.6 V		10			
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(2)}$	$-I_0 = 0$	3.0 V		10	μΑ		
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> $-0.6$ V,	Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V		500	μA		
Ci	$V_I = V_{CC}$ or GND		3.3 V		4	pF		
Co	$V_0 = V_{CC}$ or GND		3.3 V		5.5	pF		

(1) All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}C$ .

(2) This applies in the disabled state only.

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC}$ = 2.7 V		V <sub>CC</sub> = 3 ± 0.3	UNIT	
		MIN MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency		150		150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	2		2		ns
t <sub>h</sub>	Hold time, data after CLK↑	2		2		ns

3

#### SCAS715B-SEPTEMBER 2003-REVISED APRIL 2008

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001-01)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		MHz
t <sub>pd</sub>	CLK	Q		8	1	7	ns
t <sub>en</sub>	OE	Q		9	1	7.5	ns
t <sub>dis</sub>	OE	Q		7	0.5	6.4	ns

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
<u> </u>	Dower discipation conscitance per flip flop	Outputs enabled	f = 10 MHz	60	43	pF	
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	Outputs disabled		9	15		

4

Copyright © 2003–2008, Texas Instruments Incorporated


## SN74LVC574A-Q1

### **EXAS INSTRUMENTS**

www.ti.com


SCAS715B-SEPTEMBER 2003-REVISED APRIL 2008

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	INPUTS		- V <sub>M</sub>	N/	•		N
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	···· <b>J</b>		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CLVC574AQDWRG4Q1	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1
CLVC574AQDWRG4Q1.B	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1
CLVC574AQPWRG4Q1	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1
CLVC574AQPWRG4Q1.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1
SN74LVC574AQDWRQ1	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1
SN74LVC574AQDWRQ1.B	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L574AQ1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### OTHER QUALIFIED VERSIONS OF SN74LVC574A-Q1 :

• Catalog : SN74LVC574A

- Enhanced Product : SN74LVC574A-EP
- Military : SN54LVC574A
- NOTE: Qualified Version Definitions:
  - Catalog TI's standard catalog product
  - Enhanced Product Supports Defense, Aerospace and Medical Applications
  - Military QML certified for Military and Defense Applications



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC574AQDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CLVC574AQPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC574AQDWRQ1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



## PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC574AQDWRG4Q1	SOIC	DW	20	2000	356.0	356.0	45.0
CLVC574AQPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LVC574AQDWRQ1	SOIC	DW	20	2000	356.0	356.0	45.0

# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated