

SN74LVC2G66-Q1 汽车类双路双边模拟开关

1 特性

- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
 - 器件温度等级 1：-40°C 至 +125°C 环境工作温度范围
 - 器件 HBM ESD 分类等级 H2
 - 器件 CDM ESD 分类等级 C3B
- 1.65V 至 5.5V V_{CC} 运行
- 输入电压高达 5.5V
- 高开关输出电压比
- 高度线性
- 高速，典型值为 0.5ns
(V_{CC} = 3V , C_L = 50pF)
- 轨到轨输入/输出
- 低通态电阻，典型值为 $\pm 6\Omega$
(V_{CC} = 4.5V)

2 应用

- 无线设备
- 音频和视频信号路由
- 便携式计算
- 可穿戴设备
- 信号门控、斩波、调制或解调（调制解调器）
- 适用于模数和数模转换系统的信号多路复用

3 说明


这个双路双向模拟开关的设计适用于 1.65V 至 5.5V V_{CC} 运行环境。SN74LVC2G66-Q1 能够处理模拟和数字信号。这个器件可在两个方向上传输高达 5.5V (峰值) 振幅的信号。每个开关部分有其自己的输入使能控制 (C)。应用到 C 上的一个高电平电压开启相关开关部分。

应用包括信号选通、斩波、调制或者解调 (modem) , 以及针对模数和数模转换系统的信号复用。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
SN74LVC2G66-Q1	VSSOP (8)	2.30mm x 2.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



逻辑图、每次转换 (正逻辑)



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: [SCES829](#)

Table of Contents

1 特性	1	9.2 Functional Block Diagram.....	14
2 应用	1	9.3 Feature Description.....	14
3 说明	1	9.4 Device Functional Modes.....	14
4 Revision History	2	10 Application and Implementation	15
5 Ordering Information	3	10.1 Application Information.....	15
6 Pin Configuration and Functions	3	10.2 Typical Application.....	15
7 Specifications	4	11 Power Supply Recommendations	16
7.1 Absolute Maximum Ratings.....	4	12 Layout	17
7.2 ESD Ratings.....	4	12.1 Layout Guidelines.....	17
7.3 Thermal Information.....	4	12.2 Layout Example.....	17
7.4 Recommended Operating Conditions.....	4	13 Device and Documentation Support	18
7.5 Electrical Characteristics.....	5	13.1 Documentation Support.....	18
7.6 Switching Characteristics.....	6	13.2 接收文档更新通知.....	18
7.7 Analog Switch Characteristics.....	6	13.3 支持资源.....	18
7.8 Operating Characteristics.....	7	13.4 Trademarks.....	18
7.9 Typical Characteristics.....	7	13.5 Electrostatic Discharge Caution.....	18
8 Parameter Measurement Information	8	13.6 术语表.....	18
9 Detailed Description	14	14 Mechanical, Packaging, and Orderable	
9.1 Overview.....	14	Information	18

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (July 2012) to Revision B (October 2021)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 向数据表添加了功能安全文本.....	1
• Added the <i>Detailed Description</i> sections.....	14
• Added the <i>Application and Implementation</i> sections.....	15
• Added the <i>Power Supply Reccommendations</i> section.....	16
• Added the <i>Layout</i> sections.....	17
• Added the <i>Device and Documentation</i> sections.....	18

5 Ordering Information

T _A	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
-40°C to 125°C	VSSOP - DCU	Reel of 3000	SN74LVC2G66QDCURQ1

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) DCU: The actual top-side marking has one additional character that designates the assembly/test site.

6 Pin Configuration and Functions




图 6-1. DCU Package 8-Pin VSSOP Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NAME		
1A	1	I/O	Bidirectional signal to be switched
1B	2	I/O	Bidirectional signal to be switched
2C	3	I	Controls the switch (L = OFF, H = ON)
GND	4	—	Ground pin
2A	5	I/O	Bidirectional signal to be switched
2B	6	I/O	Bidirectional signal to be switched
1C	7	I	Controls the switch (L = OFF, H = ON)
V _{CC}	8	—	Power Pin

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		- 0.5	6.5	V
V _I	Input voltage range ^{(2) (3)}		- 0.5	6.5	V
V _O	Switch I/O voltage range ^{(2) (3) (4)}		- 0.5	V _{CC} + 0.5	V
I _{IK}	Control input clamp current	V _I < 0		- 50	mA
I _{I/OK}	I/O port diode current	V _{I/O} < 0 or V _{I/O} > V _{CC}		- 50	mA
I _T	On-state switch current	V _{I/O} = 0 to V _{CC}		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Exceeding the input and output negative-voltage ratings is permitted when in observance of the input and output clamp-current ratings.
- (4) This limit on this value is limited 5.5 V maximum.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	2000
		Charged-device model (CDM), per AEC Q100-011	750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Thermal Information

THERMAL METRIC ⁽¹⁾	SN74LVC2G66-Q1	UNIT	
	DCU (VSSOP)		
	8 PINS		
R _{θ JA}	Junction-to-ambient thermal resistance	204.4	°C/W
R _{θ JCtop}	Junction-to-case (top) thermal resistance	77	°C/W
R _{θ JB}	Junction-to-board thermal resistance	83.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	7.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	82.7	°C/W
R _{θ JCbot}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.4 Recommended Operating Conditions

See ⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	1.65	5.5	V
V _{I/O}	I/O port voltage	0	V _{CC}	V
V _{IH}	High-level input voltage, control input	V _{CC} = 1.65 V to 1.95 V	V _{CC} × 0.65	V
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7	
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7	

7.4 Recommended Operating Conditions (continued)

See (1)

			MIN	MAX	UNIT
V_{IL}	Low-level input voltage, control input	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$V_{CC} \times 0.35$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_I	Control input voltage		0	5.5	V
$\Delta t/\Delta v$	Input transition rise/fall time	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		20	ns/V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		20	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		10	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		10	
T_A	Operating free-air temperature		-40	125	°C

- (1) Hold all unused inputs of the device at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
r_{on}	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see 图 8-1 and 图 7-1)	$I_S = 4 \text{ mA}$	1.65 V	12.5	35	Ω
		$I_S = 8 \text{ mA}$	2.3 V	9	30	
		$I_S = 24 \text{ mA}$	3 V	7.5	20	
		$I_S = 32 \text{ mA}$	4.5 V	6	15	
$r_{on(p)}$	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$ (see 图 8-1 and 图 7-1)	$I_S = 4 \text{ mA}$	1.65 V	85	120 ⁽¹⁾	Ω
		$I_S = 8 \text{ mA}$	2.3 V	22	30 ⁽¹⁾	
		$I_S = 24 \text{ mA}$	3 V	12	25	
		$I_S = 32 \text{ mA}$	4.5 V	7.5	20	
Δr_{on}	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$ (see 图 8-1 and 图 7-1)	$I_S = 4 \text{ mA}$	1.65 V		10	Ω
		$I_S = 8 \text{ mA}$	2.3 V		8	
		$I_S = 24 \text{ mA}$	3 V		6	
		$I_S = 32 \text{ mA}$	4.5 V		5	
$I_{S(off)}$	$V_I = V_{CC}$ and $V_O = \text{GND}$ or $V_I = \text{GND}$ and $V_O = V_{CC}$, $V_C = V_{IL}$ (see 图 8-2)		5.5 V		± 2	μA
					$\pm 0.1^{(1)}$	
$I_{S(on)}$	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$, $V_O = \text{Open}$ (see 图 8-3)		5.5 V		± 2	μA
					$\pm 0.1^{(1)}$	
I_I	$V_C = V_{CC}$ or GND		5.5 V		± 1	μA
					$\pm 0.1^{(1)}$	
I_{CC}	$V_C = V_{CC}$ or GND		5.5 V		15	μA
					1 ⁽¹⁾	
ΔI_{CC}	Supply-current change	$V_C = V_{CC} - 0.6 \text{ V}$	5.5 V		500	μA
C_{ic}	Control input capacitance		5 V		3.5	pF
$C_{io(off)}$	Switch input/output capacitance		5 V		6	pF
$C_{io(on)}$	Switch input/output capacitance		5 V		14	pF

- (1) $T_A = 25^\circ\text{C}$

7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see [图 8-4](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8\text{ V}$ $\pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{en} ⁽¹⁾	C	A or B	2.3	12	1.6	7.5	1.5	6.4	1.3	5.9	ns
t_{dis} ⁽²⁾	C	A or B	2.2	12.5	1.2	7.9	2	9.2	1.1	8.3	ns

(1) t_{PZL} and t_{PZH} are the same as t_{en} .

(2) t_{PLZ} and t_{PHZ} are the same as t_{dis} .

7.7 Analog Switch Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V_{CC}	TYP	UNIT		
Frequency response (switch on)	A or B	B or A	$C_L = 50\text{ pF}, R_L = 600\Omega$, $f_{in} = \text{sine wave}$ (see 图 8-5)	1.65 V	35	MHz		
				2.3 V	120			
				3 V	175			
				4.5 V	195			
		B or A	$C_L = 5\text{ pF}, R_L = 50\Omega$, $f_{in} = \text{sine wave}$ (see 图 8-5)	1.65 V	>300			
				2.3 V	>300			
				3 V	>300			
				4.5 V	>300			
Crosstalk ⁽¹⁾ (between switches)	A or B	B or A	$C_L = 50\text{ pF}, R_L = 600\Omega$, $f_{in} = 1\text{ MHz}$ (sine wave) (see 图 8-6)	1.65 V	- 58	dB		
				2.3 V	- 58			
				3 V	- 58			
				4.5 V	- 58			
		B or A	$C_L = 5\text{ pF}, R_L = 50\Omega$, $f_{in} = 1\text{ MHz}$ (sine wave) (see 图 8-6)	1.65 V	- 42			
				2.3 V	- 42			
				3 V	- 42			
				4.5 V	- 42			
Crosstalk (control input to signal output)	C	A or B	$C_L = 50\text{ pF}, R_L = 600\Omega$, $f_{in} = 1\text{ MHz}$ (square wave) (see 图 8-7)	1.65 V	35	mV		
				2.3 V	50			
				3 V	70			
				4.5 V	100			
		B or A	$C_L = 50\text{ pF}, R_L = 600\Omega$, $f_{in} = 1\text{ MHz}$ (sine wave) (see 图 8-8)	1.65 V	- 58			
				2.3 V	- 58			
				3 V	- 58			
				4.5 V	- 58			
		$C_L = 5\text{ pF}, R_L = 50\Omega$, $f_{in} = 1\text{ MHz}$ (sine wave) (see 图 8-8)		1.65 V	- 42			
				2.3 V	- 42			
				3 V	- 42			
				4.5 V	- 42			
Feedthrough attenuation (switch off)	A or B			1.65 V	- 42	dB		
				2.3 V	- 42			
				3 V	- 42			
				4.5 V	- 42			

7.7 Analog Switch Characteristics (continued)

$T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	TYP	UNIT
Sine-wave distortion	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega, f_{in} = 1 \text{ kHz}$ (sine wave) (see 图 8-9)	1.65 V	0.1%	
				2.3 V	0.025%	
				3 V	0.015%	
				4.5 V	0.01%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega, f_{in} = 10 \text{ kHz}$ (sine wave) (see 图 8-9)	1.65 V	0.15%	
				2.3 V	0.025%	
				3 V	0.015%	
				4.5 V	0.01%	

(1) Adjust f_{in} voltage to obtain 0 dBm at input.

7.8 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
		TYP	TYP	TYP	TYP	
C _{pd} Power-dissipation capacitance	f = 10 MHz	8	9	9.5	11	pF

7.9 Typical Characteristics




图 7-1. Typical r_{on} as a Function of Input Voltage (V_I) for V_I = 0 to V_{cc}

8 Parameter Measurement Information




图 8-1. On-State Resistance Test Circuit




图 8-2. Off-State Switch Leakage-Current Test Circuit









图 8-3. On-State Leakage-Current Test Circuit



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PZH}/t_{PZH}	GND

LOAD CIRCUIT

V_{cc}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_I	t_r/t_f					
$1.8\text{ V} \pm 0.15\text{ V}$	V_{cc}	$\leq 2\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	30 pF	1 k Ω	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	V_{cc}	$\leq 2\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	30 pF	500 Ω	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	V_{cc}	$\leq 2.5\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	50 pF	500 Ω	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	V_{cc}	$\leq 2.5\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators have the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_0 = 50\text{ }\Omega$.

D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .

H. All parameters and waveforms are not applicable to all devices.

图 8-4. Load Circuit and Voltage Waveforms




图 8-5. Frequency Response (Switch On)




图 8-6. Crosstalk (Between Switches)




图 8-7. Crosstalk (Control Input, Switch Output)




图 8-8. Feedthrough (Switch Off)




图 8-9. Sine-Wave Distortion

9 Detailed Description

9.1 Overview

This dual bilateral analog switch is designed for 1.65-V to 5.5-V V_{CC} operation. Robust LVC family technology allows this device to accept input voltages without connecting power to V_{CC} .

The SN74LVC2G66-Q1 device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction. A high-level voltage applied to the control pin C enables the respective switch to begin propagating signals across the device. A low-level voltage disables this transmission. Each device incorporates two switches with independent control and operation.

9.2 Functional Block Diagram




图 9-1. Logic Diagram, Each Switch (Positive Logic)

9.3 Feature Description

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section. When C is low, signals can pass through A to B or B to A. Low ON-resistance of 6 Ω at 4.5-V V_{CC} is ideal for analog signal conditioning systems. The control signals can accept voltages up to 5.5 V without V_{CC} connected in the system. Combination of lower t_{pd} of 0.8 ns at 3.3 V and low enable and disable time make this part suitable for high-speed signal switching applications.

9.4 Device Functional Modes

表 9-1 shows the functional modes of the SN74LVC2G66-Q1.

表 9-1. Function Table
(Each Section)

CONTROL INPUT (C)	SWITCH
L	Off
H	On

10 Application and Implementation

Note

以下应用部分中的信息不属TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

The SN74LVC2G66-Q1 can be used in any situation where a Dual SPST switch would be used and a solid-state, voltage controlled version is preferred.

10.2 Typical Application




图 10-1. Typical Application Schematic

10.2.1 Design Requirements

The SN74LVC2G66-Q1 allows on/off control of analog and digital signals with a digital control signal. All input signals should remain between 0 V and V_{CC} for optimal operation.

10.2.2 Detailed Design Procedure

1. Recommended Input Conditions:

- For rise time and fall time specifications, see $\Delta t/\Delta v$ in the [Recommended Operating Conditions](#) table.
- For specified high and low levels, see V_{IH} and V_{IL} in the [Recommended Operating Conditions](#) table.
- Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .


2. Recommended Output Conditions:

- Load currents should not exceed ± 50 mA.

3. Frequency Selection Criterion:

- Maximum frequency tested is 150 MHz.
- Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in the [Layout](#) section.

10.2.3 Application Curve



Pin: A - B, V_{CC} = 3 V, I_S = 24 mA

图 10-2. r_{on} vs V_I

11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

12 Layout

12.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self – inductance of the trace — resulting in the reflection.

Note

Not all PCB traces can be straight, and so they will have to turn corners. [图 12-1](#) shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

12.2 Layout Example




图 12-1. Trace Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [SN74LVC2G66-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA](#)

13.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.3 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[《使用条款》](#)。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 术语表

[TI 术语表](#)

本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC2G66QDCURQ1	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR
SN74LVC2G66QDCURQ1.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR
SN74LVC2G66QDCURQ1.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74LVC2G66-Q1 :

- Catalog : [SN74LVC2G66](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0


PACKAGE OUTLINE

DCU0008A



VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



4225266/A 09/2014

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司