

ZHCSA64 - AUGUST 2012 www.ti.com.cn

双路双输入正或门

查询样品: SN74LVC2G32-Q1

特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温 度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级
 - 器件充电器件模型 (CDM) ESD 分类等级 C3B
- 输入接受的电压达到 5.5V
- 3.3V 时, 最大传播(延迟)时间为 3.8ns
- 低功耗,最大电源电流 10µA
- 3.3V 时,输出驱动 ±24mA

- 在V_{CC}=3.3 V, T_A=25°C 时, 典型电压输出低峰 值(输出地弹反射)
- 在 V_{CC}=3.3V, T_A=25°C 时, 典型电压输出高谷值 (V_{OH}下冲) >2V
- **Ⅰ**_{★闭}状态电流支持部分断电模式运行

应用范围

- 车载应用
- 逻辑和栅极

DCU PACKAGE (TOP VIEW) 1A □ 1B ∏ 6 □ 2B 2Y 🗆 3 5 GND Ⅲ □ 2A

说明

这个双路上输入正或门被设计用于 1.65V 至 5.5V 集流器电源电压运行。

SN74LVC2G32-Q1 在正逻辑中Y = A + B or Y = $\overline{A \bullet B}$ 执行布尔函数。

NanoFree™ 封装技术是IC 封装概念的一项重大突破,它将硅晶片用作封装。

该器件完全符合使用关闭状态电流的部分断电应用的规范要求。 关闭状态电流电路禁用输出,从而可防止其断电时 破坏性电流从该器件回流。

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	VSSOP - DCU	Reel of 3000	SN74LVC2G32QDCURQ1	SUCQ	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

ZHCSA64 - AUGUST 2012




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION TABLE (EACH GATE)

INP	OUTPUT	
Α	В	Y
Н	Χ	Н
X	Н	Н
L	L	L

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)				V
Vo	Voltage range applied to	any output in the high or low state (2) (3)	-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mΑ
Io	Continuous output currer	t current ±50		mΑ	
	Continuous current throu	igh V _{CC} or GND		±100	mΑ
T _{stg}	Storage temperature ran	ge	-65	150	°C
	ESD Boting	Human body model (HBM) AEC-Q100 classification level H2		2	kV
	ESD Rating	Charged device model (CDM) AEC-Q100 classification level C3B		750	V

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	SN74LVC2G32-Q1	LINUT
	THERMAL METRIC	DCU (8 PINS)	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	204.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance	77	
θ_{JB}	Junction-to-board thermal resistance	83.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.1	C/VV
ΨЈВ	Junction-to-board characterization parameter	82.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

RUMENTS

www.ti.com.cn

The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.



www.ti.com.cn ZHCSA64 – AUGUST 2012

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
V _{CC} S	Ownerhouselfanse	Operating	1.65	5.5		
vcc	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
.,	I Pale Java Parant valta na	V _{CC} = 2.3 V to 2.7 V	1.7		.,	
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	2		V	
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
.,	Law law Line to the ma	V _{CC} = 2.3 V to 2.7 V		0.7	.,	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V	
		V _{CC} = 4.5 V to 5.5 V		0.3 × V _{CC}		
VI	Input voltage	·	0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-8		
I_{OH}	High-level output current	V 0V		-16	mA	
		$V_{CC} = 3 V$		-24		
		V _{CC} = 4.5 V		-32		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V	8			
I_{OL}	Low-level output current	V 0V		16	mA	
		$V_{CC} = 3 V$		24		
		V _{CC} = 4.5 V		32		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$	20			
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	10		ns/V	
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

TEXAS INSTRUMENTS

ZHCSA64 – AUGUST 2012 www.ti.com.cn

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾ MAX	UNIT		
	$I_{OH} = -100 \mu A$	1.65 V to 5.5 V	V _{CC} - 0.1			
V _{OH}	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9	V		
VOH	$I_{OH} = -16 \text{ mA}$	3 V	2.4	V		
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V	0.1			
	I _{OL} = 4 mA	1.65 V	0.45			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{OL} = 8 mA	2.3 V	0.3	V		
V _{OL}	I _{OL} = 16 mA	2.1/	0.4	0.4		
	I _{OL} = 24 mA	3 V	0.6			
	I _{OL} = 32 mA	4.5 V	0.6			
I _I A or B inputs	V _I = 5.5 V or GND	0 to 5.5 V	±5	μΑ		
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0	±10	μA		
I _{cc}	$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V	10	μA		
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 5.5 V	500	μΑ		
C _i	$V_I = V_{CC}$ or GND	3.3 V	5	pF		

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Υ	2.4	11	1	7.5	1	5.8	1	4.7	ns

OPERATING CHARACTERISTICS


 $T_A = 25$ °C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	V _{CC} = 5 V TYP	UNIT
C_{pd}	Power dissipation capacitance	f = 10 MHz	17	17	17	19	pF




www.ti.com.cn ZHCSA64 – AUGUST 2012

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
$t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INPUTS		v		-	.,	
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	$R_{\scriptscriptstyle L}$	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V_{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V_{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{o} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LVC2G32DCTR	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2WQ5, C32) (R, Z)
SN74LVC2G32DCTR.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2WQ5, C32) (R, Z)
SN74LVC2G32DCTRE4	Active	Production	SSOP (DCT) 8	3000 null	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32 (R, Z)
SN74LVC2G32DCTRE4.B	Active	Production	SSOP (DCT) 8	3000 null	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32 (R, Z)
SN74LVC2G32DCTRG4	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32 (R, Z)
SN74LVC2G32DCTRG4.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32 (R, Z)
SN74LVC2G32DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C32J, C32Q, C32R) CR
SN74LVC2G32DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(C32J, C32Q, C32R) CR
SN74LVC2G32DCURE4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32R
SN74LVC2G32DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32R
SN74LVC2G32DCURG4.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32R
SN74LVC2G32DCUT	Active	Production	VSSOP (DCU) 8	250 SMALL T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C32J, C32Q, C32R) CR
SN74LVC2G32DCUT.B	Active	Production	VSSOP (DCU) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(C32J, C32Q, C32R) CR
SN74LVC2G32DCUTG4.B	Active	Production	VSSOP (DCU) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C32R
SN74LVC2G32QDCURQ1	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SUCQ
SN74LVC2G32QDCURQ1.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SUCQ
SN74LVC2G32YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CGN
SN74LVC2G32YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CGN

30-Jun-2025

www.ti.com

- (1) Status: For more details on status, see our product life cycle.
- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G32, SN74LVC2G32-Q1:

Catalog: SN74LVC2G32

Automotive: SN74LVC2G32-Q1

Enhanced Product: SN74LVC2G32-EP, SN74LVC2G32-EP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司