

## SN74LVC1G66-Q1 单路双边模拟开关

### 1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 1：-40°C 至 125°C 环境温度范围
  - 器件 HBM 分类等级 H2
  - 器件 CDM 分类等级 C5
  - 器件 MM 分类等级 M3
- 1.65V 至 5.5V  $V_{CC}$  运行
- 允许接受输入电压 5.5V
- 电压为 3.3V 时， $t_{pd}$  最大值为 0.8ns
- 高开关输出电压比
- 高度线性
- 高速，典型值为 0.5ns ( $V_{CC} = 3V$ ， $C_L = 50pF$ )
- 低导通状态电阻，典型值  $\approx 5.5\Omega$  ( $V_{CC} = 4.5V$ )
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范的要求

### 2 应用

- 信息娱乐系统
- 无线设备
- 音频和视频信号路由
- 便携式计算
- 可穿戴设备
- 信号门控、斩波、调制或解调（调制解调器）
- 适用于模数转换系统和数模转换系统的信号多路复用

### 3 说明


该单路模拟开关设计在 1.65V 至 5.5V  $V_{CC}$  下运行。

SN74LVC1G66-Q1 同时支持模拟和数字信号。该器件允许双向传输振幅高达 5.5V（峰值）的信号。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	本体尺寸（标称值）
SN74LVC1G66-Q1	SOT-23 (5)	2.90mm × 1.60mm
	SC70 (5)	1.60mm × 1.20mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.3 Feature Description.....	<b>12</b>
<b>2 应用</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>12</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information.....	<b>13</b>
Pin Functions.....	3	8.2 Typical Application.....	<b>13</b>
<b>5 Specifications</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>14</b>
5.1 Absolute Maximum Ratings.....	4	<b>10 Layout</b> .....	<b>15</b>
5.2 ESD Ratings.....	4	10.1 Layout Guidelines.....	15
5.3 Recommended Operating Conditions.....	4	10.2 Layout Example.....	15
5.4 Thermal Information.....	5	<b>11 Device and Documentation Support</b> .....	<b>16</b>
5.5 Electrical Characteristics.....	5	11.1 Documentation Support.....	16
5.6 Switching Characteristics.....	6	11.2 接收文档更新通知.....	16
5.7 Analog Switch Characteristics.....	6	11.3 支持资源.....	16
5.8 Operating Characteristics.....	7	11.4 Trademarks.....	16
5.9 Typical Characteristics.....	7	11.5 静电放电警告.....	16
<b>6 Parameter Measurement Information</b> .....	<b>8</b>	11.6 术语表.....	16
<b>7 Detailed Description</b> .....	<b>12</b>	<b>12 Revision History</b> .....	<b>16</b>
7.1 Overview.....	12	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>16</b>
7.2 Functional Block Diagram.....	12		

## 4 Pin Configuration and Functions




图 4-1. DBV and DCK Packages 5-Pin SOT-23 and SC70 Top View

## Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
A	1	I/O	Bidirectional signal to be switched
B	2	I/O	Bidirectional signal to be switched
C	4	I	Controls the switch (L = OFF, H = ON)
GND	3	—	Ground pin
V <sub>CC</sub>	5	—	Power pin

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	- 0.5	6	V
V <sub>I</sub>	Input voltage <sup>(2) (3)</sup>	- 0.5	6	V
V <sub>I/O</sub>	Switch I/O voltage <sup>(2) (3) (4)</sup>	- 0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>I</sub> < 0	- 50	mA
I <sub>IOK</sub>	I/O port diode current	V <sub>I/O</sub> < 0	- 50	mA
I <sub>T</sub>	ON-state switch current	V <sub>I/O</sub> < 0 to V <sub>CC</sub>	±50	mA
	Continuous current through V <sub>CC</sub> or GND		±100	mA
T <sub>stg</sub>	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) This value is limited to 5.5V maximum.

### 5.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	2000
		Charged-device model (CDM), per AEC Q100-011	1000

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	1.65	5.5	V
V <sub>I/O</sub>	I/O port voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage, control input	V <sub>CC</sub> = 1.65V to 1.95V	V <sub>CC</sub> × 0.65	V
		V <sub>CC</sub> = 2.3V to 2.7V	V <sub>CC</sub> × 0.7	
		V <sub>CC</sub> = 3V to 3.6V	V <sub>CC</sub> × 0.7	
		V <sub>CC</sub> = 4.5V to 5.5V	V <sub>CC</sub> × 0.7	
V <sub>IL</sub>	Low-level input voltage, control input	V <sub>CC</sub> = 1.65V to 1.95V	V <sub>CC</sub> × 0.35	V
		V <sub>CC</sub> = 2.3V to 2.7V	V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 3V to 3.6V	V <sub>CC</sub> × 0.3	
		V <sub>CC</sub> = 4.5V to 5.5V	V <sub>CC</sub> × 0.3	
V <sub>I</sub>	Control input voltage	0	5.5	V
Δt/ Δv	Input transition rise and fall time	V <sub>CC</sub> = 1.65V to 1.95V	20	ns/V
		V <sub>CC</sub> = 2.3V to 2.7V	20	
		V <sub>CC</sub> = 3V to 3.6V	10	
		V <sub>CC</sub> = 4.5V to 5.5V	10	
T <sub>A</sub>	Operating free-air temperature	- 40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the [Implications of Slow or Floating CMOS Inputs](#) application note.

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74LVC1G66-Q1		UNIT
		DBV (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	262	313	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	198	203	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	142	195	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	123	120	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	142	194	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$r_{on}$ ON-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see 图 6-1 and 图 5-1)	$I_S = 4mA$	1.65V	12	35	$\Omega$
		$I_S = 8mA$	2.3V	9	30	
		$I_S = 24mA$	3V	9	30	
		$I_S = 32mA$	4.5V	5.5	25	
$r_{on(p)}$ Peak on resistance	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$ (see 图 6-1 and 图 5-1)	$I_S = 4mA$	1.65V	125	200	$\Omega$
		$I_S = 8mA$	2.3V	35	60	
		$I_S = 24mA$	3V	12.5	35	
		$I_S = 32mA$	4.5V	7.5	25	
$I_{S(off)}$ OFF-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$ or $V_I = GND$ and $V_O = V_{CC}$ , $V_C = V_{IL}$ (see 图 6-2)	5.5V		$\pm 1$ $\pm 0.1^{(1)}$		$\mu A$
$I_{S(on)}$ ON-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ , $V_O = Open$ (see 图 6-3)	5.5V		$\pm 1$ $\pm 0.1^{(1)}$		$\mu A$
$I_I$ Control input current	$V_C = V_{CC}$ or GND	5.5V		$\pm 1$ $\pm 0.1^{(1)}$		$\mu A$
$I_{CC}$ Supply current	$V_C = V_{CC}$ or GND	5.5V		10 1 <sup>(1)</sup>		$\mu A$
$\Delta I_{CC}$ Supply current change	$V_C = V_{CC} - 0.6V$	5.5V			500	$\mu A$
$C_{ic}$ Control input capacitance		5V		2		pF
$C_{io(off)}$ Switch input and output capacitance		5V		6		pF
$C_{io(on)}$ Switch input and output capacitance		5V		15		pF

(1)  $T_A = 25^\circ C$

## 5.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see 图 6-4)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8V ± 0.15V		V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 3.3V ± 0.3V		V <sub>CC</sub> = 5V ± 0.5V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	Propagation delay	A or B	B or A	5.5		3.2		2.8		2.6		ns
t <sub>en</sub> <sup>(2)</sup>	Enable time	C	A or B	2.5	14	1.9	9.5	1.8	8	1.5	7.2	ns
t <sub>dis</sub> <sup>(3)</sup>	Disable time	C	A or B	2.2	12	1.4	8.9	2	8.4	1.4	6.9	ns

(1) t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>. The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) t<sub>pZL</sub> and t<sub>pZH</sub> are the same as t<sub>en</sub>.

(3) t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.

## 5.7 Analog Switch Characteristics

T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
Frequency response <sup>(1)</sup> (switch ON)	A or B	B or A	C <sub>L</sub> = 50pF, R <sub>L</sub> = 600Ω, f <sub>in</sub> = sine wave (see 图 6-5)	1.65V	35	MHz
				2.3V	120	
				3V	175	
				4.5V	195	
			C <sub>L</sub> = 5pF, R <sub>L</sub> = 50Ω, f <sub>in</sub> = sine wave (see 图 6-5)	1.65V	>300	
				2.3V	>300	
				3V	>300	
				4.5V	>300	
Crosstalk (control input to signal output)	C	A or B	C <sub>L</sub> = 50pF, R <sub>L</sub> = 600Ω, f <sub>in</sub> = 1MHz (square wave) (see 图 6-6)	1.65V	35	mV
				2.3V	50	
				3V	70	
				4.5V	100	
Feedthrough attenuation <sup>(2)</sup> (switch OFF)	A or B	B or A	C <sub>L</sub> = 50pF, R <sub>L</sub> = 600Ω, f <sub>in</sub> = 1MHz (sine wave) (see 图 6-7)	1.65V	- 58	dB
				2.3V	- 58	
				3V	- 58	
				4.5V	- 58	
			C <sub>L</sub> = 5pF, R <sub>L</sub> = 50Ω, f <sub>in</sub> = 1MHz (sine wave) (see 图 6-7)	1.65V	- 42	
				2.3V	- 42	
				3V	- 42	
				4.5V	- 42	
Sine-wave distortion	A or B	B or A	C <sub>L</sub> = 50pF, R <sub>L</sub> = 10kΩ, f <sub>in</sub> = 1kHz (sine wave) (see 图 6-8)	1.65V	0.5%	
				2.3V	0.025%	
				3V	0.015%	
				4.5V	0.01%	
			C <sub>L</sub> = 50pF, R <sub>L</sub> = 10kΩ, f <sub>in</sub> = 10kHz (sine wave) (see 图 6-8)	1.65V	0.15%	
				2.3V	0.025%	
				3V	0.015%	
				4.5V	0.01%	

(1) Adjust f<sub>in</sub> voltage to obtain 0dBm at output. Increase f<sub>in</sub> frequency until dB meter reads - 3dB.

(2) Adjust  $f_{in}$  voltage to obtain 0dBm at input.

## 5.8 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 1.8\text{V}$	$V_{CC} = 2.5\text{V}$	$V_{CC} = 3.3\text{V}$	$V_{CC} = 5\text{V}$	UNIT
		TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10\text{MHz}$	8	9	9	11	pF

## 5.9 Typical Characteristics

$T_A = 25^\circ\text{C}$




图 5-1. Typical  $r_{on}$  as a Function of Input Voltage ( $V_I$ ) for  $V_I = 0$  to  $V_{CC}$

## 6 Parameter Measurement Information




图 6-1. ON-State Resistance Test Circuit




图 6-2. OFF-State Switch Leakage-Current Test Circuit





图 6-3. ON-State Switch Leakage-Current Test Circuit







**LOAD CIRCUIT**

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 $\Omega$	0.3 V




**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - The outputs are measured one at a time, with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

**图 6-4. Load Circuit and Voltage Waveforms**




图 6-5. Frequency Response (Switch ON)




图 6-6. Crosstalk (Control Input - Switch Output)




图 6-7. Feedthrough (Switch OFF)




图 6-8. Sine-Wave Distortion


## 7 Detailed Description

### 7.1 Overview

This single analog switch is designed for 1.65V to 5.5V  $V_{CC}$  operation in automotive applications.

The SN74LVC1G66-Q1 device supports analog and digital signals. The device permits bidirectional transmission of signals with amplitudes of up to 5.5V (peak). Like all analog switches, the SN74LVC1G66-Q1 is bidirectional.

### 7.2 Functional Block Diagram



Logic Diagram (Positive Logic)

### 7.3 Feature Description

This device is tested for operation in automotive applications. The SN74LVC1G66-Q1 has a wide  $V_{CC}$  range, allowing rail-to-rail operation of signals anywhere from a 1.8V system to a 5V system. In addition, the control input (C Pin) is 5.5V tolerant, allowing higher-voltage logic to interface to the switch control system.

### 7.4 Device Functional Modes

表 7-1. Function Table

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON

## 8 Application and Implementation

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The SN74LVC1G66-Q1 device can be used in any situation where an SPST switch would be used and a solid-state, voltage-controlled version is preferred.

### 8.2 Typical Application




图 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

The SN74LVC1G66-Q1 device allows on and off control of analog and digital signals with a digital control signal. All input signals must be between 0V and  $V_{CC}$  for optimal operation.

#### 8.2.2 Detailed Design Procedure

1. Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t / \Delta v$  in the [§ 5.3](#) table.
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in the [§ 5.3](#) table.
  - Inputs and outputs are overvoltage tolerant and can therefore go as high as 5.5V at any valid  $V_{CC}$ .
2. Recommended output conditions:
  - Load currents should not exceed  $\pm 50\text{mA}$ .
3. Frequency selection criterion:
  - Maximum frequency tested is 150MHz.
  - Added trace resistance and capacitance can reduce maximum frequency capability; follow the layout practices listed in the [§ 10](#) section.

### 8.2.3 Application Curve




图 8-2.  $r_{on}$  vs  $V_I$ ,  $V_{CC} = 2.5V$  (SN74LVC1G66-Q1)

## 9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the [节 5.3](#) table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu F$  bypass capacitor is recommended. If multiple pins are labeled  $V_{CC}$ , then a 0.01  $\mu F$  or 0.022  $\mu F$  capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins are tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1  $\mu F$  bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 10 Layout

### 10.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 图 10-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

### 10.2 Layout Example




图 10-1. Trace Example

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#)
- Texas Instruments, [Selecting the Right Texas Instruments Signal Switch](#)

### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

**TI E2E™ 中文支持论坛** 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.6 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (April 2015) to Revision F (June 2025)	Page
• Updated Peak on resistance in <a href="#">节 5.5</a> .....	5
• Updated Switch capacitance in <a href="#">节 5.5</a> .....	5
• Updated Sine-wave distortion in <a href="#">节 5.7</a> .....	6

Changes from Revision D (January 2008) to Revision E (April 2015)	Page
• 添加了 <a href="#">器件信息表</a> 、 <a href="#">ESD 等级表</a> 以及以下部分： <a href="#">引脚配置和功能</a> 、 <a href="#">详细说明</a> 、 <a href="#">应用和实现</a> 、 <a href="#">电源相关建议</a> 、 <a href="#">布局</a> 、 <a href="#">器件和文档支持</a> 以及 <a href="#">机械</a> 、 <a href="#">封装</a> 和 <a href="#">可订购信息</a> 。 .....	1

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">1P1G66QDBVRG4Q1</a>	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 125	C66R
<a href="#">1P1G66QDBVRQ1</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C66R
1P1G66QDBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C66R
1P1G66QDBVRQ1.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C66R
<a href="#">SN74LVC1G66QDCKRQ1</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6O
SN74LVC1G66QDCKRQ1.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6O
SN74LVC1G66QDCKRQ1.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C6O

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LVC1G66-Q1 :**

- Catalog : [SN74LVC1G66](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
1P1G66QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G66QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
1P1G66QDBVRQ1	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G66QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0

DCK0005A



## PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 THICK STENCIL  
 SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司