

SN74LV166A 8 位并联负载移位寄存器

1 特性

- 工作范围为 2V 至 5.5V V_{CC}
- 电压为 5V 时, t_{pd} 最大值为 10.5ns
- $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$ 时, V_{OLP} (输出接地反弹) 典型值小于 0.8V
- $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$ 时, V_{OHV} (输出 V_{OH} 下冲) 典型值为 2.3V
- I_{off} 支持局部断电模式运行
- 同步负载
- 直接覆盖清零
- 并行转串行转换
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范

2 应用

- 输入扩展
- 8 位数据存储


3 说明

'LV166A 器件是 8 位并行负载移位寄存器, 旨在 2V 至 5.5V V_{CC} 下运行。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
SN74LV166A	D (SOIC, 16)	9.90mm × 3.90mm
	DB (SSOP, 16)	6.20mm × 5.30mm
	NS (SOP, 16)	10.3mm × 5.30mm
	PW (TSSOP, 16)	5.00mm × 4.40mm
	DGV (TVSOP, 16)	3.6mm × 4.4mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

功能方框图



Table of Contents


1 特性	1	6.12 Operating Characteristics.....	8
2 应用	1	7 Parameter Measurement Information	9
3 说明	1	8 Detailed Description	10
4 Revision History	2	8.1 Overview.....	10
5 Pin Configuration and Functions	3	8.2 Functional Block Diagram.....	10
6 Specifications	4	8.3 Device Functional Modes.....	10
6.1 Absolute Maximum Ratings.....	4	9 Application and Implementation	11
6.2 ESD Ratings.....	4	9.1 Power Supply Recommendations.....	11
6.3 Recommended Operating Conditions	4	9.2 Layout.....	11
6.4 Thermal Information.....	5	10 Device and Documentation Support	12
6.5 Electrical Characteristics.....	5	10.1 Documentation Support.....	12
6.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	5	10.2 Receiving Notification of Documentation Updates..	12
6.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	6	10.3 支持资源.....	12
6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	6	10.4 静电放电警告.....	12
6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	6	10.5 术语表.....	12
6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	7	11 Mechanical, Packaging, and Orderable Information	12
6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	7		
Timing Diagram.....	7		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (April 2005) to Revision D (March 2023)	Page
• 添加了应用、封装信息表、引脚功能表、ESD 等级表、热性能信息表、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1

5 Pin Configuration and Functions



**D, DB, DGV, NS, or PW Package
16-Pin SOP, SOIC, SSOP, TSSOP, TVSOP
(Top View)**

表 5-1. Pin Functions

PIN			
NAME	NO.	I/O	DESCRIPTION
SER	1	I	Serial Output
A	2	I	Parallel Input
B	3	I	Parallel Input
C	4	I	Parallel Input
D	5	I	Parallel Input
CLK	7	I	Clock input
GND	8	—	Ground
CLR	9	I	Clear input, active low
E	10	I	Parallel Input
F	11	I	Parallel Input
G	12	I	Parallel Input
Q _H	13	O	Q _H output
H	14	I	Parallel input H
SH/ LD	15	I	Shift/ load input, enable shifting when input is high, load data when input is low
V _{CC}	16	—	Power Pin

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	- 0.5	7	V
V_I	Input voltage range ⁽¹⁾	- 0.5	7	
V_O	Output voltage range applied in high or low state, ⁽¹⁾ ⁽²⁾	-0.5 V	$V_{CC} + 0.5$ V	
V_O	Voltage range applied to any output in the power-off state ⁽¹⁾	- 0.5	7	
I_{IK}	Input clamp current ⁽²⁾	$V_I < 0$	-20	mA
I_{OK}	Output clamp current ⁽²⁾	$V_O < 0$	-50	mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}	±25	mA
	Continuous current through V_{CC} or GND		±50	mA
T_{stg}	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under [§ 6.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (A114-A) ⁽¹⁾	±2000	V
		Charged-Device Model (C101)	±1000	
		Machine Model (A115-A)	±200	

- (1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

			SN74LV166A		UNIT
			MIN	MAX	
V_{CC}	Supply voltage		2	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5		V
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.7$		
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.7$		
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.7$		
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V		0.5	V
		$V_{CC} = 2.3$ V to 2.7 V		$V_{CC} \times 0.3$	
		$V_{CC} = 3$ V to 3.6 V		$V_{CC} \times 0.3$	
		$V_{CC} = 4.5$ V to 5.5 V		$V_{CC} \times 0.3$	
V_I	Input voltage		0	5.5	V
V_O	Output voltage		0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2$ V		- 50	µA
		$V_{CC} = 2.3$ V to 2.7 V		- 2	mA
		$V_{CC} = 3$ V to 3.6 V		- 6	
		$V_{CC} = 4.5$ V to 5.5 V		- 12	
I_{OL}	Low-level output current	$V_{CC} = 2$ V		50	µA
		$V_{CC} = 2.3$ V to 2.7 V		2	mA
		$V_{CC} = 3$ V to 3.6 V		6	
		$V_{CC} = 4.5$ V to 5.5 V		12	

6.3 Recommended Operating Conditions (continued)

			SN74LV166A		UNIT
			MIN	MAX	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	ns/V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
T_A	Operating free-air temperature		-40	85	°C

6.4 Thermal Information

THERMAL METRIC		D (SOIC)	DB (SSOP)	DGV (TVSOP)	NS (SO)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	73	82	120	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	SN74LV166A			UNIT
			MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50 \mu A$	2 V to 5.5 V	$V_{CC} - 0.1$			V
	$I_{OH} = -2 \text{ mA}$	2.3 V	2			
	$I_{OH} = -50 \mu A$	3 V	2.48			
	$I_{OH} = -6 \text{ mA}$	4.5 V	3.8			
V_{OL}	$I_{OH} = -12 \text{ mA}$	2 V to 5.5 V			0.1	V
		2.3 V			0.4	
		3 V			0.44	
	$I_{OL} = 4 \text{ mA}$	4.5 V			0.55	
I_I	$V_I = V_{CC} \text{ or } 0$	0 to 5.5 V			± 1	μA
I_{CC}	$V_I = V_{CC} \text{ or } 0, I_O = 0$	5.5 V			20	μA
I_{off}		0			5	μA
C_i		3.3 V		1.6		pF

6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

			$T_A = 25^\circ C$		SN74LV166A		UNIT
			MIN	MAX	MIN	MAX	
t_w	Pulse duration	CLR low	8		9		ns
		CLK high or low	8.5		9		
t_{su}	Setup time	CLK INH before CLK $\uparrow$	7		7		ns
		Data before CLK $\uparrow$	6.5		8.5		
		SH/LD before CLK $\uparrow$	7		8.5		
		SER before CLK $\uparrow$	8.5		9.5		
		CLR $\uparrow$ inactive before CLK $\uparrow$	6		7		

6.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (continued)

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted)

			$T_A = 25^\circ\text{C}$		SN74LV166A		UNIT
			MIN	MAX	MIN	MAX	
t_h	Hold time	Data after CLK $\uparrow$	- 0.5		0		ns

6.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

			$T_A = 25^\circ\text{C}$		SN74LV166A		UNIT
			MIN	MAX	MIN	MAX	
t_w	Pulse duration	CLR low	6		7		ns
		CLK high or low	6		7		
t_{su}	Setup time	CLK INH before CLK $\uparrow$	5		5		ns
		Data before CLK $\uparrow$	5		6		
		SH/ $\overline{\text{LD}}$ before CLK $\uparrow$	5		6		
		SER before CLK $\uparrow$	5		6		
		$\overline{\text{CLR}}$ $\uparrow$ inactive before CLK $\uparrow$	4		4		
t_h	Hold time	Data after CLK $\uparrow$	0		0		ns

6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted)

			$T_A = 25^\circ\text{C}$		SN74LV166A		UNIT
			MIN	MAX	MIN	MAX	
t_w	Pulse duration	CLR low	5		5		ns
		CLK high or low	4		4		
t_{su}	Setup time	CLK INH before CLK $\uparrow$	3.5		3.5		ns
		Data before CLK $\uparrow$	4.5		4.5		
		SH/ $\overline{\text{LD}}$ before CLK $\uparrow$	4		4		
		SER before CLK $\uparrow$	4		4		
		$\overline{\text{CLR}}$ $\uparrow$ inactive before CLK $\uparrow$	3.5		3.5		
t_h	Hold time	Data after CLK $\uparrow$	1		1		ns

6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see [Figure 6](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN74LV166A		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}$	50 ¹	105 ¹		45		MHz
			$C_L = 50\text{ pF}$	40	80		35		
t_{PHL}	CLR	Q_H	$C_L = 15\text{ pF}$		8.8 ¹	16 ¹	1	18	ns
t_{pd}	CLK				9.2 ¹	19.8 ¹	1	22	
t_{PHL}	$\overline{\text{CLR}}$	Q_H	$C_L = 50\text{ pF}$		11.3	19.5	1	22	ns
t_{pd}	CLK				11.8	23.3	1	26	

- On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN74LV166A		UNIT
				MIN	TYP	MAX	MIN	MAX	
$f_{\max}$			$C_L = 15\text{ pF}$	65 ¹	150 ¹		55		MHz
			$C_L = 50\text{ pF}$	60	120		50		
t_{PHL}	CLR	Q_H	$C_L = 15\text{ pF}$		6.3 ¹	12.5 ¹	1	15	ns
t_{pd}	CLK				6.6 ¹	15.4 ¹	1	18	
t_{PHL}	CLR	Q_H	$C_L = 50\text{ pF}$		7.9	16.3	1	18.5	ns
t_{pd}	CLK				8.3	18.9	1	21.5	

- On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN74LV166A		UNIT
				MIN	TYP	MAX	MIN	MAX	
$f_{\max}$			$C_L = 15\text{ pF}$	110 ¹	205 ¹		90		MHz
			$C_L = 50\text{ pF}$	95	160		85		
t_{PHL}	CLR	Q_H	$C_L = 15\text{ pF}$		4.6 ¹	8.6 ¹	1	10	ns
t_{pd}	CLK				4.8 ¹	9.9 ¹	1	11.5	
t_{PHL}	CLR	Q_H	$C_L = 50\text{ pF}$		5.7	10.6	1	12	ns
t_{pd}	CLK				6.1	11.9	1	13.5	

- On products compliant to MIL-PRF-38535, this parameter is not production tested.

Timing Diagram





图 6-1. Typical Clear, Shift, Load, Inhibit, and Shift Sequence

6.12 Operating Characteristics

 $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$	$f = 10\text{ MHz}$	3.3 V	39.1	pF
				5 V	44.5	

7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r = 6\text{ ns}$, $t_f = 6\text{ ns}$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

8 Detailed Description


8.1 Overview

These parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear ($\overline{\text{CLR}}$) input. The parallel-in or serial-in modes are established by the shift/load ($\overline{\text{SH/LD}}$) input. When high, $\overline{\text{SH/LD}}$ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited.

Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. $\overline{\text{CLR}}$ overrides all other inputs, including CLK, and resets all flip-flops to zero.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram



8.3 Device Functional Modes

表 8-1. Function Table

INPUTS						OUTPUTS		
CLR	SH/LD	CLK INH	CLK	SER	PARALLEL A...H	INTERNAL		Q _H
						Q _A	Q _B	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	L	L	↑	X	a...h	a	b	h
H	H	L	↑	H	X	H	Q _{An}	Q _{Gn}
H	H	L	↑	L	X	L	Q _{An}	Q _{Gn}
H	X	H	↑	X	X	Q _{A0}	Q _{B0}	Q _{H0}

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [节 6.1](#) table. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. For this device, a 0.1- μ F capacitor is recommended. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminals as possible for best results.

9.2 Layout

9.2.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4 channels are used. Such input pins should not be left completely unconnected because the unknown voltages result in undefined operational states.

Specified in [节 9.2.1.1](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is recommended to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This pin keeps the input section of the I/Os from being disabled and floated.

9.2.1.1 Layout Example




图 9-1. Layout Example

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV166A	Click here	Click here	Click here	Click here	Click here

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on [ti.com](#). In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LV166AD	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	LV166A
SN74LV166ADBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ADBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ADGVR.A	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ADR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV166A
SN74LV166ANSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV166A
SN74LV166APW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	LV166A
SN74LV166APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV166A
SN74LV166APWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV166A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV166ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV166ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV166ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV166ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV166APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV166ADBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74LV166ADGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
SN74LV166ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV166ANSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LV166APWR	TSSOP	PW	16	2000	353.0	353.0	32.0

D (R-PDSO-G16)


PLASTIC SMALL OUTLINE



4040047-6/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



SSOP - 2 mm max height

Technical drawing of a 16-pin connector, showing three views: Top View, Side View, and Detail A (Typical).

Top View:

- Overall Width: 8.2 TYP / 7.4
- Pin 1 Index Area (Circular Feature)
- Pin Pitch: 5.6 / 5.0 (NOTE 4)
- Pin Height: 6.5 / 5.9 (NOTE 3)
- Pin Count: 16 (8 on each side)
- Pin Dimensions: 14X 0.65, 2X 4.55, 16X 0.38 / 0.22
- Feature Control Frame: $\oplus 0.1 \text{ (M)} \text{ C A B}$

Side View:

- Seating Plane (Indicated by a vertical line)
- Pin Dimensions: 14X 0.65, 2X 4.55, 16X 0.38 / 0.22
- Feature Control Frame: $\text{C} \text{ } 0.1 \text{ C}$

Detail A (Typical):

- Pin Cross-section Dimensions: 0.25 / 0.09
- Gage Plane (Indicated by a horizontal line)
- Pin Angle: $0^\circ - 8^\circ$
- Pin Height: 2 MAX
- Pin Width: 0.95 / 0.55
- Pin Thickness: 0.05 MIN


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN





- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4220204/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司