





ZHCSRJ1A - JANUARY 2023 - REVISED AUGUST 2023

SN74LV165B-EP 2V 至 5.5V、低噪声、并行负载 8 位移位寄存器

增强型产品

### 1 特性

2V 至 5.5V V<sub>CC</sub> 运行 •

TEXAS

INSTRUMENTS

- 5V 时 t<sub>pd</sub> 最大值为 10.5 ns •
- 所有端口上均支持以混合模式电压运行
- loff 支持局部断电模式运行
- 闩锁性能超过 250mA, 符合 JESD 17 规范
- 工作环境温度:-55℃至+125℃
- 支持国防、航空航天和医疗应用:
  - 受控基线
  - 一个组装和测试基地
  - 一个制造基地
  - 延长了产品生命周期
  - 产品可追溯性

## 2 应用

• 增加微控制器上的输入数量

3 说明

SN74LV165B-EP 器件是一款 8 位并联负载移位寄存 器,专为 2V 至 5.5V V<sub>CC</sub> 操作而设计。


器件计时时,数据通过串行输出 Q<sub>H</sub> 传输。当移位/负 载 (SH/LD) 输入为低电平时,可支持八个单独的直接 数据输入,从而实现在每个级的并行输入。 SN74LV165B-EP 器件具有时钟抑制功能和补充串行输 出 Q<sub>H</sub>。

该器件专用于使用 Ioff 的局部断电应用。Ioff 电路会禁用 输出,从而在器件断电时防止电流回流损坏器件。

封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>				
SN74LV165B-EP	PW (TSSOP, 16)	5mm × 6.4mm				

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)
- 录。 (2) 封装尺寸(长x宽)为标称值,并包括引脚(如适用)。



本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。TI不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。



## **Table of Contents**

1	特性	1
	应用	
	。 说明	
	Revision History	
	Pin Configuration and Functions	
6	Specifications	4
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	5
	6.5 Electrical Characteristics	<mark>6</mark>
	6.6 Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V	
	6.7 Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V	
	6.8 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V	7
	6.9 Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V	<mark>8</mark>
	6.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V	
	6.11 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V	<mark>8</mark>
	6.12 Operating Characteristics	
	6.13 Typical Characteristics	
7	Parameter Measurement Information	10

8	Detailed Description	
	8.1 Overview	11
	8.2 Functional Block Diagram	11
	8.3 Feature Description.	.11
	8.4 Device Functional Modes	
9	Application and Implementation	13
	9.1 Application Information	13
	9.2 Typical Application	
	9.3 Power Supply Recommendations	
	9.4 Layout	
1	0 Device and Documentation Support	
	10.1 Related Documentation	
	10.2 Receiving Notification of Documentation Updates	17
	10.3 支持资源	.17
	10.4 Trademarks	
	10.5 静电放电警告	
	10.6 术语表	
1	1 Mechanical, Packaging, and Orderable	
1	Information	17
		17

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Cł	nanges from Revision * (January 2023) to Revision A (August 2023)	Page
•	将数据表的状态从 <i>预告信息</i> 更改为" <i>量产数据"</i>	1



### **5** Pin Configuration and Functions

SH/LD	10	16	□□ V <sub>cc</sub>
CLK 🗖	2	15	CLK INH
E 🖂	3	14	⊐⊐ D
F 🗖	4	13	□□c
G 🗖	5	12	💷 в
H 🗖	6	11	—— A
	7	10	
GND 🗖	8	9	

### 图 5-1. SN74LV165B-EP PW Package, 16-Pin TSSOP (Top View)

PIN			DESCRIPTION		
NAME	NO.		DESCRIPTION		
A	11	I	Serial input A		
В	12	I	Serial input B		
С	13	I	Serial input C		
CLK	2	I	Storage clock		
CLK INH	15	I	Storage clock		
D	14	I	Serial input D		
E	3	I	Serial input E		
F	4	I	Serial input F		
G	5	I	Serial input G		
GND	8		Ground pin		
Н	6	I	Serial input H		
Q <sub>H</sub>	7	0	Output H, inverted		
Q <sub>H</sub>	9	0	Output H		
SH/ LD	1	I	Load Input		
SER	10	I	Serial input		
V <sub>CC</sub>	16	_	Power pin		

#### 表 5-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

# 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
VI	Input voltage <sup>(2)</sup>		- 0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-o	ff state <sup>(2)</sup>	- 0.5	7	V
Vo	Output voltage <sup>(2) (3)</sup>		- 0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		- 50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND	·		±50	mA
T <sub>stg</sub>	Storage temperature		- 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process



### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V	High lovel input veltage	V <sub>CC</sub> = 2 V	1.5		V
VIH	High-level input voltage	V <sub>CC</sub> = 2.3 V to 5.5 V	V <sub>CC</sub> × 0.7		v
VIL	Low-level input voltage	V <sub>CC</sub> = 2 V		0.5 V	
۷IL		V <sub>CC</sub> = 2.3 V to 5.5 V		$V_{CC} \times 0.3$	v
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		- 50	μA
	High-level output current	V <sub>CC</sub> = 2.3 V to 2.7 V		- 2	mA
I <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V		- 6	
		V <sub>CC</sub> = 4.5 V to 5.5 V		- 12	
		V <sub>CC</sub> = 2 V		50	μA
	Low-level output current	V <sub>CC</sub> = 2.3 V to 2.7 V		2	
I <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
$\Delta$ t/ $\Delta$ v	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	·	- 55	125	°C

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		
			UNIT
			_
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	131.2	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	69.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	75.8	°C/W
ΨJT	Junction-to-top characterization parameter	21.0	°C/W
ψјв	Junction-to-board characterization parameter	75.4	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



### **6.5 Electrical Characteristics**

	PARAMETER	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
	I <sub>OH</sub> = -6 mA	3 V	2.48			v
	I <sub>OH</sub> = - 12 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
N.	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA
I <sub>off</sub>	$V_{I}$ or $V_{O}$ = 0 to 5.5 V	0 V			5	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.7		pF

over operating free-air temperature range (unless otherwise noted).

### 6.6 Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

PARAMETER		TEST CONDITION	25°(	C	- 55°C to 125°C		UNIT	
			MIN	MAX	MIN	MAX	ONT	
+	Pulse duration	CLK high or low	8.5		9		ns	
tw		SH/ LD low	11		13		113	
	SH/ ID high before CLK ↑	7		8.5				
	Setup time	SER before CLK †	8.5		9.5		ns	
t <sub>su</sub>	Setup time	CLK INH before CLK ↑	7		7		115	
		Data before SH/ LD ↑	11.5		12			
		SER data after CLK ↑	-1		0			
t <sub>h</sub>	Hold time	Parallel data after SH/ LD ↑	0		0		ns	
		SH/ ID high after CLK ↑	0		0			

### 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

	PARAMETER	TEST CONDITION	25°	с	– 55°C t	UNIT	
		TEST CONDITION	MIN	MAX	MIN	MAX	
+	Pulse duration	CLK high or low	6		7		ns
<sup>t</sup> w		SH/ LD low	7.5		9		115
		SH/ ID high before CLK ↑	5	5 6			
	Setup time	SER before CLK †	5		6		- ns
t <sub>su</sub>	Setup time	CLK INH before CLK ↑	5		5		
		Data before SH/ LD ↑	7.5		8.5		
		SER data after CLK ↑	0 0.5		0		ns
t <sub>h</sub>	Hold time	Parallel data after SH/ LD †			0.5		
		SH/ ID high after CLK ↑	0		0		1



### 6.8 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

	PARAMETER	TEST CONDITION	25°	25°C		o 125°C	UNIT
FANAMETER		TEST CONDITION	MIN	MIN MAX		MIN MAX	
t <sub>w</sub> Puls	Pulse duration	CLK high or low	4		4		
	Pulse duration	SH/ LD low	5		6		ns
		SH/ ID high before CLK ↑	4		4		
	Catur time	SER before CLK †	4	4			ns
t <sub>su</sub>	Setup time	CLK INH before CLK †	3.5		3.5		- ns
		Data before SH/ LD ↑	5		5		
		SER data after CLK †	0.5		0.5		
t <sub>h</sub>	Hold time	Parallel data after SH/ LD †	1	1			ns
		SH/ LD high after CLK †	0.5		0.5		1




图 6-1. Typical Shift, Load, and Inhibit Sequences

### 6.9 Switching Characteristics, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V

PARAMETE	FROM	то	LOAD		25°C		- 55	5°C to 125°C	UNIT							
R	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX								
f <sub>max</sub>			C <sub>L</sub> = 15 pF	50	80		45		MHz							
Imax			C <sub>L</sub> = 50 pF	40	65		35									
	CLK				12.2	19.8	1	22								
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 15 pF		13.1	21.5	1	23.5	ns						
	Н				12.9	21.7	1	24	1							
	CLK				15.3	23.3	1	26								
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF	or $\overline{Q}$ $C_L = 50  \text{pF}$		16.1	25.1	1	28	ns						
	Н				15.9	25.3	1	28								

over operating free-air temperature range (unless otherwise noted), (see 图 7-1)

### 6.10 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over operating free-air temperature range (unless otherwise noted), (see 图 7-1)

PARAMETE	FROM	то	LOAD	25°C		- 55	°C to 125°	С	UNIT		
R	(INPUT)	(OUTPUT)	CAP	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT	
f <sub>max</sub>			C <sub>L</sub> = 15 pF	65	115		55			MHz	
Imax			C <sub>L</sub> = 50 pF	60	90		50				
	CLK				8.6	15.4	1		18		
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 15 pF		9.1	15.8	1		18.5	ns
	Н				8.9	14.1	1		16.5		
	CLK				10.9	14.9	1		16.9		
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF		11.3	19.3	1		22	ns
	Н				11.1	17.6	1		20		

### 6.11 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted), (see 图 7-1)

	1 0		0 (										
PARAMETE	FROM	то	LOAD	25°C		- 55	5°C to 125	5°C	UNIT				
R	(INPUT)	(OUTPUT)	САР	MIN	ТҮР	MAX	MIN	TYP	MAX				
f <sub>max</sub>			C <sub>L</sub> = 15 pF	110	165		90			MHz			
Imax			C <sub>L</sub> = 50 pF	95	125		85						
	CLK				6	9.9	1		11.5				
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 15 pF		6	9.9	1		11.5	ns			
	Н						6	9.9	1		10.5		
	CLK				7.7	11.9	1		13.5				
t <sub>pd</sub>	SH/ LD	$Q_H$ or $\overline{Q}$	C <sub>L</sub> = 50 pF		7.7	11.9	1		13.5	ns			
	Н				7.6	11	1		12.5				


### 6.12 Operating Characteristics

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	TYP	UNIT
C .	Power dissipation capacitance	C <sub>L</sub> = 50 pF	f = 10 MHz	3.3 V	36.1	pF
C <sub>pd</sub>			1 - 10 10112	5 V	37.5	




### 6.13 Typical Characteristics





### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leqslant$  1 MHz, Z\_O = 50  $\,$   $_{\Omega}$  , t\_r  $\leqslant$  3 ns,
  - and t<sub>f</sub>  $\leqslant$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### 图 7-1. Load Circuit and Voltage Waveforms



### 8 Detailed Description

### 8.1 Overview


The SN74LV165B-EP device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V<sub>CC</sub> operation.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/  $\overline{LD}$ ) input. The SN74LV165B-EP features a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/  $\overline{LD}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/  $\overline{LD}$  is held high. The parallel inputs to the register are enabled while SH/  $\overline{LD}$  is held low, independently of the levels of CLK, CLK INH, or SER.

SN74LV165B-EP is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flipflops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.




#### 8.3.3 Partial Power Down (I<sub>off</sub>)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I<sub>off</sub> specification in the *Electrical Characteristics* table.

#### 8.3.4 Clamp Diode Structure

8 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

**CAUTION** Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.



#### 图 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

**8-1** and **8-2** list the functional modes of the SN74LV165B-EP.

	INPUTS <sup>(1)</sup>									
SH/LD	CLK	CLK INH	FUNCTION							
L	Х	Х	Parallel load							
Н	Н	Х	No change							
Н	Х	Н	No change							
Н	L	t	Shift <sup>(2)</sup>							
Н	t t	L	Shift <sup>(2)</sup>							

#### 表 8-1. Operating Mode Table

 (1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift: content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

#### 表 8-2. Output Function Table

INTERNAL RE	GISTERS <sup>(1)</sup> (2)	OUTP	UTS <sup>(2)</sup>
A — G	н	Q	Q
Х	L	L	Н
Х	Н	Н	L

- Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care



### 9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV165B-EP is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

#### 9.2 Typical Application




图 9-1. Input Expansion with Shift Registers



#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165B-EP plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165B-EP plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165B-EP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165B-EP can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.* 

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165B-EP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k  $\Omega$  resistor value is often used due to these factors.

The SN74LV165B-EP has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.



#### 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.


Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.


Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74LV165B-EP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ , which will not violate the maximum output current from the *Absolute Maximum Ratings*. Most CMOS inputs have a resistive load measured in M  $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 9.2.5 Application Curves





#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1-  $\mu$  F capacitor; if there are multiple V<sub>CC</sub> terminals, then TI recommends a 0.01-  $\mu$  F or 0.022-  $\mu$  F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$  F and 1  $\mu$  F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.



### 9.4 Layout

### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




图 9-3. Layout Example for the SN74LV165B-EP in the PW Package



### **10 Device and Documentation Support**

#### **10.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, Power-Up Behavior of Clocked Devices
- Texas Instruments, Introduction to Logic

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### 10.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### **10.4 Trademarks**

#### TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LV165BMPWREP	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165BEP
SN74LV165BMPWREP.A	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV165BEP
V62/23606-01XE	Active	Production	TSSOP (PW)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See	LV165BEP
								SN74LV165BMPWREP	

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司