# SN54LS696, SN54LS697, SN54LS699, SN74LS696, SN74LS697, SN74LS699 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS SDLS199 D2424, JANUARY 1981 - REVISED MARCH 1988

- 4-Bit Counters/Registers
- Multiplexed Outputs for Counter or Latched
- 3-State Outputs Drive Bus Lines Directly
- 'LS696 . . Decade Counter, Direct Clear
  - 'LS697 . . Binary Counter, Direct Clear
  - 'LS699 . . Binary Counter, Synchronous Clear


#### description

These low-power Schottky LSI devices incorporate synchronous up/down counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three state outputs in a single 20-pin package. The up/down counters are programmable from the data inputs and feature enable P and enable T and a ripple-carry output for easy expansion. The register/counter select input  $R/\overline{C}$ , selects the counter when low and the register when high for the three-state outputs, QA, QB, QC, and QD. These outputs are rated at 12 and 24 milliamperes (54LS/74LS) for good bus driving performance.


Both the counter CCK and register clock RCK are positiveedge triggered. The counter clear CCLR is active low and is asynchronous on the 'LS696 and 'LS697, synchronous on the 'LS699. Loading of the counter is accomplished when LOAD is taken low and a positive transition occurs on the counter clock CCK.

Expansion is easily accomplished by connecting RCO of the first stage to ENT of the second stage, etc. All ENP inputs can be tied common and used as a master enable or disable control.


SN54LS696, SN54LS697, SN54LS699 . . . J OR W PACKAGE SN74LS696, SN74LS697, SN74LS699 . . . DW OR N PACKAGE (TOP VIEW)



SN54LS696, SN54LS697, SN54LS699 . . . FK PACKAGE (TOP VIEW)





#### schematics of inputs and outputs




### SN54LS696, SN54LS697, SN54LS699, SN74LS696, SN74LS697, SN74LS699 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS

logic symbols†








<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


# logic diagrams (positive logic) (19) RCD (18) QA 80 CCLR (8) RCK (9) ENT (14) CCK (2) 3

POST OFFICE BOX 655012 \* DALLAS, TEXAS 75265

# SN54LS697, SN74LS697 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS

logic diagrams (positive logic) (continued)





# SN54LS699, SN74LS699 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS

# logic diagrams (positive logic) (continued) (18) OA ဝ 9 $^{\circ}$ $^{\circ}$ 5 흳 小町町 RCK (9) CCLR (B) 4 ENT (14) ENP (7)

# SN54LS696, SN54LS697, SN54LS699, SN74LS696, SN74LS697, SN74LS699 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)       7 V         Input voltage       7 V         Off-state output voltage       5.5 V
Operating free-air temperature range: SN54LS696, SN54LS697, SN54LS699 55°C to 125°C SN74LS696, SN74LS697, SN74LS699 0°C to 70°C
Storage temperature range65°C to 150°C
NOTE 1: Voltage values are with respect to network ground terminals.

#### recommended operating conditions

				SN54LS	<b>3</b> ′					
			MIN	NOM	MAX	MIN	NOM	MAX	UNI	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
юн	High-level output current	Q			<b>–</b> 1			- 2.6		
'UH	- Inginicael output content	RCO			- 0.4		_	- 0.4	mΑ	
loL	Low-level output current	Q			12			24		
	2017 ROLL OUTPUT CONTENT	RCO		·- ·	4			8	mΑ	
<sup>f</sup> ctock	Clock frequency	CCK	0		20	0		20	MHz	
	——————————————————————————————————————	RCK	0		20	0		20		
	Pulse duration	CCK high or low	25			25				
t <sub>w</sub>		RCK high or low	25			25			ns	
		'LS696, 'LS697 CCLR low	20			20			İ	
		A thru D	30			30				
		ENP or ENT	30			30			1	
<sup>t</sup> su	Setup time	LOAD	30			30				
	before CCK †	U/ <u>D</u>	35			35			ns	
		'LS696, 'LS697, CCLR inactive	25			25				
		'LS699, CCLR	30			30				
tsu	Setup time CCK 1 before RCK	t (see Note 2)	30			30			ns	
<sup>t</sup> h	Hold time		0			0			กร	
T <sub>A</sub>	Operating free-air temperature		- 55		125	0		70	°C	

NOTE 2: This set up time ensures the register will see stable data from the counter outputs. The clocks may be tied together in which case the register state will be one clock pulse behind the counter.

## SN54LS696, SN54LS697, SN54LS699, SN74LS696, SN74LS697, SN74LS699 SYNCHRONOUS UP/DOWN COUNTERS WITH OUTPUT REGISTERS AND MULTIPLEXED 3-STATE OUTPUTS

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAGABATTER			TEST SOLUTION	vizionet	]	SN54LS	; <b>'</b>		SN74LS	,	UNIT	
	PARAMETER		TEST CONDITIONS <sup>†</sup>			TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNII	
VIН	High-level input voltage						-	2			V	
VIL	Low-level input voltage			<u> </u>			0.7			0.8	V	
Vік	input clamp voltage		VCC=MIN, I <sub>I</sub> =-18 mA				-1.5			-1.5	٧	
		Апу О	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2 V,	I <sub>OH</sub> =-1 mA	2.4	3.1						
νон	High-level output voltage	Any Q	ViE=Alf wax	IOH=-2.6 mA				2.4	3.1	J	V	
		RCO	AIE-AIE max	I <sub>OH</sub> =-400 μA	2.5	3.2		2.7	3.2			
		Any Q		IOL=12 mA		0.25	0,4		0.25	0.4	).4	
Vol.	Low-level output voltage	Any Q	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2 V,	I <sub>OL</sub> =24 mA					0.35	0.5	v	
VOL		RCO	ViL≃Vi⊏ max	IOL=4 mA	ļ	0.25	0.4	<u> </u>	0.25	0.4		
		RCO		1 <sub>OL</sub> =8 mA					0.35	0.5		
lozh	Off-state output current, high-level voltage applied	Any Q	V <sub>CC</sub> =MAX, $\overline{G}$ at 2 V,	V <sub>O</sub> =2.7 V			20			20	μА	
lozL	Off-state output current, low-level voltage applied	Any Q	V <sub>CC</sub> =MAX, $\overline{G}$ at 2 V,	V <sub>O</sub> =0.4 V		· -	-20		_	-20	μА	
t <sub>l</sub>	Input current at maxi- mum input voltage		VCC=MAX, VI=7 V				0,1			0.1	mA	
ηн	High-level input current		V <sub>CC</sub> =MAX, V <sub>I</sub> =2.7 V				20			20	μД	
1	Low-level input current	A thru D	VCC=MAX, VI=0.4 V				-0.4			-0.4	mA	
IIL.	COM-level Illiput Culterit	All others	VCC-WAX, VJ-0.4 V		Ī		-0.2			-0.2	IIIA	
100	Short-circuit	Any Q	V <sub>CC</sub> =MAX, V <sub>O</sub> =0 V		-30		-130	30		-130	mΑ	
los	output current §	RCO	*CC WAY, VO-0 V		-20		-100	-20		-100	mA	
<sup>I</sup> CCH	Supply current, outputs h	iigh	V <sub>CC</sub> =MAX,	See Note 3		46	65		46	65		
ICCL	Supply current, outputs le	DW	All outputs open	See Note 4		48	70		48	70	mA	
lccz	Supply current, outputs of	off	outputs open	See Note 5		48	70		48	70		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. ICCH is measured after two 4.5 V to 0 V to 4.5 V pulses have been applied to CCK and RCK while  $\overline{G}$  is grounded and all other inputs are at 4.5 V.
  - 4. ICCL is measured after two 0 V to 4.5 V to 0 V pulses have been applied to CCK and RCK while all other inputs are grounded.
  - I<sub>CCZ</sub> is measured after two 0 V to 4.5 V to 0 V pulses have been applied to CCK and RCK while G is at 4.5 V and all other inputs are grounded.

#### switching characteristics, VCC = 5 V, TA = 25°C (see note 6)


PARAMETER	FROM	то	TEST COMPLIANCE	'LS6	96, 'L	697		'LS699	•	
FANAMICIEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH .	CCK1	RCO			23	40		23	40	ns
<sup>†</sup> PHL		, ACO	P. = 240 C. = 45 - 5		23	40	_	23	40	ns
tPLH_	ĒNĪ	RCO	$R_{\perp} = 2 k\Omega$ , $C_{\downarrow} = 15 pF$		13	20		13	20	ns
t <sub>PHL</sub>	E141	100			13	20		13	20	ns
tPLH .	CCK†	a			12	20		12	20	ns
t <sub>PHL</sub>					17	25		17	25	ns
<sup>t</sup> PLH	RCK↑	Q			12	20		12	20	ns
tPHL_					17	25	_	17	25	ns
<sup>t</sup> PHL	CCLR↓	Q	$R_{L} = 667 \Omega, C_{L} = 45 pF$		23	40			**	ns
tPLH_	R/C	a			16	25		16	25	ns
tPHL_	H/C				16	25		16	25	пs
<sup>t</sup> PZH	ভ	a			19	30		19	30	ns
tPZL_	94	"			19	30		19	30	ns
tPHZ		a	B 667 O. C F 5	+	17	30		17	30	П5
tPLZ			$R_{L} = 667 \Omega, C_{L} = 5 pF$		17	30	_	17	30	ns

NOTE 6: Load circuits and voltage waveforms are shown in Section 1.




 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second,










#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS697NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS697NSR	SO	NS	20	2000	346.0	346.0	41.0

29-May-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LS697DW	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS697
SN74LS697DW.A	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS697
SN74LS697N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS697N
SN74LS697N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS697N
SNJ54LS697J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS697J
SNJ54LS697J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS697J

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

#### OTHER QUALIFIED VERSIONS OF SN54LS697, SN74LS697:

● Catalog : SN74LS697

Military: SN54LS697

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS697DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS697DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LS697N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS697N.A	N	PDIP	20	20	506	13.97	11230	4.32

# 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated