- Delay Elements for Generating Delay Lines
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at IOL of 12/24 mA
- PNP Inputs Reduce Fan-In (I_{IL} = -0.2 mA MAX)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and VCC Ranges


description

These 'LS31 delay elements are intended to provide well-defined delays across both temperature and $V_{\rm CC}$ ranges. Used in cascade, a limitless range of delay gating is possible.

All inputs are PNP with I_{IL} MAX of -0.2 mA. Gates 1, 2, 5, and 6 have standard Low-Power Schottky output sink current capability of 4 and 8 mA I_{OL}. Buffers 3 and 4 are rated at 12 and 24 mA.

The SN54LS31 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS31 is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54LS31 . . . J OR W PACKAGE SN74LS31 . . . D OR N PACKAGE (TOP VIEW)




SN54LS31 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Delay Element	Logic	T	ypical De	B.4.11	
	Logic	tPLH	^t PHL	AVG.	Rated IOL
Gates 1 and 6	Inverting	32 ns	23 ns	27.5 ns	4 and 8 mA
Gates 2 and 5	Non-Inverting	45 ns	48 ns	46.5 ns	4 and 8 mA
Buffers 3 and 4	2-Input NAND	6 ns	6 ns	6 ns	12 and 24 mA



absolute maximum ratings over operating free air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 1)	7 V
Input voltage, V _I : All inputs	7.V
Operating free-air temperature range: SN54LS31	
SN74LS31	
Storage temperature range	- 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

				SN54LS31			SN74LS31			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	55	4.75	5	5.25	V	
V_{IH}	High-level input voltage		2			2			V	
V_{IL}	Low-level input voltage				0.7			0.8	V	
ЮН	High-level output current	Y3, Y4 outputs			- 1.2			- 1.2		
.Оп	- Tright Towar output current	All other outpus			- 0.4			mA		
loL	Low-level output current	Y3, Y4 outputs			12			24		
.OL		All other outputs			4			8	mA mA	
T_A	Operating free-air temperature		- 55		125	0		70	°C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS†			N54LS	31	SN74LS31			
	1201 00							TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN$, $I_1 = -18 \text{ mA}$					- 1.5			- 1.5	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V,	Y3, Y4	I _{OH} = - 1.2 mA	2.4	3.1		2.4	3.1		1
-011	VIL = MAX	Others	I _{OH} = - 0.4 mA	2.5	3.1		2.7	3.1		\
		Y3, Y4	IOL = 12 mA		0.25	0.4		0.25	0.4	
VOL	V _{CC} = MIN, V _{IH} = 2 V,	13, 14	I _{OL} = 24 mA					0.35	0.5	1
	VIL = MAX	Others	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	
		Others	I _{OL} = 8 mA				-	0.35	0.5	
Ц.	$V_{CC} = MAX$, $V_I = 7 V$					0.1			0.1	mA
ЧН	V _{CC} = MAX, \V _I = 2.7 V					20			20	μА
կլ	$V_{CC} = MAX$, $V_I = 0.4 V$					- 0.2			- 0.2	mA
	V _{CC} = MAX, (A3, A4, B3, B4	= 0 V	Y3, Y4	- 30		- 130	- 30		- 130	
los§	V _{CC} = MAX, A1, A6 = 0 V, A2, A5 = 4.5 V		Y1, Y2, Y5, Y6	- 20		- 100	- 20		– 100	mA
ICC ICCH	V _{CC} = MAX, A2, A5 = 4.5 V	, all other i	nputs 0 V		2.3	4		2.3	4	
ICCL	$V_{CC} = MAX$, $A2, A5 = 0 V$,	all other i	nputs 4.5 V		13	20		13	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, (see note 2)

PARAMETER	FROM	ТО	SN541	S	N74LS3	31	T	
	(INPUT)	(OUTPUT)	MIN TY	P MAX	MIN	TYP	MAX	TINU
^t PLH	A1, A6	Y1, Y6	15	70	22		65	ns
tPHL	,,,,,,o	11, 16	9	50	13		45	ns
^t PLH	A2, A5	V2 V5	22	90	31		80	ns
tPHL	A2, A0	Y2, Y5	20	105	30		95	ns
^t PLH	A3, B3, A4,	V0 V4	2	20	2		15	ns
^t PHL	Y4	Y3, Y4	2	20	2		15	ns

NOTE 2: V_{CC} = MIN to MAX R_L = 667 Ω , C_L = 45 pF for Y3 and Y4. R_L = 2 k Ω , C_L = 15 pF for Y1, Y2, Y5 and Y6. T_A = MIN to MAX

Load circuits and voltage waveforms are shown in Section 1.

[§] Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LS31D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS31
SN74LS31D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS31
SN74LS31N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS31N
SN74LS31N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS31N
SN74LS31NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS31
SN74LS31NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS31

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS31NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN74LS31NSR	SOP	NS	16	2000	353.0	353.0	32.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS31D	D	SOIC	16	40	507	8	3940	4.32
SN74LS31D.A	D	SOIC	16	40	507	8	3940	4.32
SN74LS31N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS31N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS31N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS31N.A	N	PDIP	16	25	506	13.97	11230	4.32



SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated