








SN74HCT244-Q1

ZHCSPW4C - JUNE 2003 - REVISED JUNE 2022

SN74HCT244-Q1 具有三态输出的八路缓冲器和线路驱动器

1 特性

- 符合汽车应用要求
- ESD 保护超过 1000V(根据 MIL-STD-883 方法 3015) ; 超过 200V (使用机器模型, C = 200pF, R = 0)
- 4.5V 至 5.5V 的工作电压范围
- 高电流输出可驱动多达 15 个 LSTTL 负载
- 低功耗, ICC 最大值为 80µA
- t_{pd} 典型值 = 13ns
- 电压为 5V 时,输出驱动为 ±6mA
- 低输出电流,最大值 1µA
- 输入兼容 TTL 电压
- 三态输出驱动总线或缓冲存储器地址寄存器




2 说明

该八路缓冲器和线路驱动器专门设计用于提高三态存储 器地址驱动器、时钟驱动器以及总线导向接收器和发送 器的性能和密度。HCT244 器件配置为两个具有独立输 出使能 (OE) 输入的 4 位缓冲器/驱动器。当 OE 为低 电平时,该器件将来自 A 输入的同相数据传递到 Y 输 出。当 OE 为高电平时,输出处于高阻态。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
SN74HCT244QPW-Q1	TSSOP (20)	6.50mm × 4.40mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



功能方框图

English Data Sheet: SCLS509



Table of Contents

1 特性	1	7.1 Overview	7
2 说明	1	7.2 Functional Block Diagram	7
3 Revision History		7.3 Device Functional Modes	
4 Pin Configuration and Functions		8 Power Supply Recommendations	8
5 Specifications		9 Layout	8
5.1 Absolute Maximum Ratings		9.1 Layout Guidelines	8
5.2 Recommended Operating Conditions ⁽¹⁾	4	10 Device and Documentation Support	
5.3 Thermal Information		10.1 接收文档更新通知	
5.4 Electrical Characteristics	<mark>5</mark>	10.2 支持资源	
5.5 Switching Characteristics	5	10.3 Trademarks	9
5.6 Switching Characteristics		10.4 Electrostatic Discharge Caution	9
5.7 Operating Characteristics		10.5 术语表	
6 Parameter Measurement Information		11 Mechanical, Packaging, and Orderable	
7 Detailed Description		Information	ç
·			

3 Revision History 注:以前版本的页码可能与当前版本的页码不同

Ohamman from Basisian B (Fahmsom 2000) to Basisian C (Issue 2000)						
Changes from Revision B (February 2022) to Revision C (June 2022)	Page					
Junction-to-ambient thermal resistance values increased. PW was 83 is now 131.8	4					
Changes from Revision A (February 2008) to Revision B (February 2022)	Page					
• 更新了整个文档中的编号 格式 表格 图和交叉参老 以反映现代数据表标准	,					



4 Pin Configuration and Functions

10E	¹ O	20	□□ V _{cc}
1A1 🗀	2	19	2 <u>0E</u>
2Y4 🗀	3	18	1Y1
1A2 🗀	4	17	2A4
2Y3 🗀	5	16	1Y2
1A3 🗀	6	15	2A3
2Y2	7	14	1Y3
1A4	8	13	2A2
2Y1 🗀	9	12	1Y4
GND 💳	10	11	2A1
			ı

PW Package 20-Pin TSSOP Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_I < 0 \text{ or } V_I > V_{CC}$		± 20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_O < 0$ or $V_O > V_{CC}$		± 20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		± 35	mA
	Continuous current through V _{CC} or GND			± 70	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions(1)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8	V
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
Δt/Δν	Input transition rise/fall time				500	ns
T _A	Operating free-air temperature		-40		125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5.3 Thermal Information

		PW (TSSOP)	
THERMAL MET	RIC	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	131.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	82.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Submit Document Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{cc}	Т	_A = 25°C		MIN	MAX	UNIT
PARAMETER			V CC	MIN	TYP	MAX	IVIIIN	IVIAA	ONIT
V	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		V
V _{OH}	VI - VIH OI VIL	I _{OH} = −6 mA	4.5 V	3.98	4.3		3.7		V
V _{OL}	V ₁ = V ₁₁₁ Or V ₁₁	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1	V
VOL.		I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4	
I _I	V _I = V _{CC} or 0		5.5 V		±0.1	±100		±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0,	$V_I = V_{IH}$ or V_{IL}	5.5 V		±0.01	±0.5		±10	μΑ
I _{CC}	$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8		160	μΑ
ΔI _{CC} ⁽¹⁾	One input at 0.5 V or 2.4 V, Other inputs at 0 or V _{CC}		5.5 V		1.4	2.4		3	mA
C _i			4.5 V to 5.5 V		3	10		10	pF

⁽¹⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.5 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see 图 6-1)

PARAMETER	FROM	то	V	TA	= 25°C		MIN MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V _{CC}	MIN	TYP	MAX	WIIN WAA	UNIT
t .	t _{nd} A		4.5 V		15	28	42	ns
t _{pd}	^	ı	5.5 V		13	25	38	113
•	ŌĒ	Y	4.5 V		21	35	53	ns
t _{en}	OL		5.5 V		19	32	48	115
4	OF	ŌE Y	4.5 V		19	35	53	ns
t _{dis}	OE		5.5 V		18	32	48	115
4.		V	4.5 V		8	12	18	ne
t _t			ľ	5.5 V		7	11	16

5.6 Switching Characteristics

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see 图 6-1)

PARAMETER	FROM TO		V	T,	_A = 25°C		MIN MAX	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	V _{CC}	MIN	TYP	MAX	IVIIIV IVIAX	ONIT		
+ .	A		4.5 V		21	45	68	ns		
t _{pd}	A	ı	5.5 V		18	40	61	115		
+	OF.	or	ŌĒ		4.5 V		25	52	79	ns
t _{en}	OL	OE T	5.5 V		22	47	71	115		
+		V	4.5 V		17	42	63	ns		
· t		•	5.5 V		14	38	57	115		


5.7 Operating Characteristics

T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	40	pF




6 Parameter Measurement Information




PARAM	METER	RL	cL	S1	S2
	tPZH	1 kΩ	50 pF or	Open	Closed
t _{en}	t _{PZL}	1 K22	150 pF	Closed	Open
.	tPHZ	1 kΩ	1 kΩ 50 pF	Open	Closed
^t dis	tPLZ	1 K32	50 pr	Closed	Open
t _{pd} or t _t		1	50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM
INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

图 6-1. Load Circuit and Voltage Waveforms





7 Detailed Description

7.1 Overview

This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT244 device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

7.2 Functional Block Diagram





7.3 Device Functional Modes

表 7-1. Function Table (Each Buffer/Driver)

INP	OUTPUT				
ŌĒ	Α	Y			
L	Н	Н			
L	L	L			
Н	Х	Z			



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 31-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(5)	(4)	(5)		(0)
SN74HCT244QPWRG4Q1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HT244Q
SN74HCT244QPWRG4Q1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HT244Q
SN74HCT244QPWRQ1	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	HT244Q
SN74HCT244QPWRQ1.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	HT244Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HCT244-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

◆ Catalog : SN74HCT244

● Enhanced Product : SN74HCT244-EP

• Military : SN54HCT244

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


● Enhanced Product - Supports Defense, Aerospace and Medical Applications


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT244QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT244QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT244QPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74HCT244QPWRQ1	TSSOP	PW	20	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月