





ZHCSR10E - JANUARY 1996 - REVISED SEPTEMBER 2022



SN54HC640, SN74HC640

# SNx4HC640 具有三态输出的八路总线收发器

# 1 特性

- 2V 至 6V 的宽工作电压范围
- 高电流三态输出最多可驱动 10 个 LSTTL 负载
- 低功耗, I<sub>CC</sub> 最大值为 80µA
- t<sub>pd</sub> 典型值 = 8ns
- ±4mA 输出驱动 (在 5V 时)
- 低输入电流,最大值 1µA
- 反相逻辑


# 2 说明

SNx4HC640 是一款具有三态输出的八路总线收发器。 所有八个通道均由方向 (DIR) 引脚和输出使能 OE 引脚

器件信息(1)

	,,,,,,, <u>,</u> ,	
器件型号	封装	封装尺寸(标称值)
SN54HC640	J ( CDIP , 20 )	26.92mm × 6.92mm
	DW ( SOIC , 20 )	12.80mm × 7.50mm
SN74HC640	N ( PDIP , 20 )	25.40mm × 6.35mm
31174110040	NS (SO, 20)	15.00mm × 5.30mm
	PW ( TSSOP , 20 )	4.40mm × 6.50mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



English Data Sheet: SCLS303



# **Table of Contents**


1 特性	1	7.2 Functional Block Diagram	8
2 说明		7.3 Device Functional Modes	8
3 Revision History		8 Power Supply Recommendations	9
4 Pin Configuration and Functions		9 Layout	9
5 Specifications		9.1 Layout Guidelines	9
5.1 Absolute Maximum Ratings		10 Device and Documentation Support	
5.2 Recommended Operating Conditions <sup>(1)</sup>		10.1 Documentation Support	10
5.3 Thermal Information		10.2 接收文档更新通知	10
5.4 Electrical Characteristics		10.3 支持资源	
5.5 Switching Characteristics		10.4 Trademarks	
5.6 Operating Characteristics		10.5 Electrostatic Discharge Caution	
6 Parameter Measurement Information		10.6 术语表	
7 Detailed Description		11 Mechanical, Packaging, and Orderable	
7.1 Overview	8	Information	10

3 Revision History 注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision D (A	August 2003)	to Revision E	(September 2022)	Pag
•	更新了整个文档中的编号、	格式、表格、	图和交叉参考	,以反映现代数据表标准	



# **4 Pin Configuration and Functions**



J, DW, N, NS, or PW Package 20-Pin CDIP, SOIC, PDIP, SO, TSSOP Top View



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	(V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±35	mA
V <sub>CC</sub> or GND	Continuous current through			±70	mA
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN	I54HC640		SN	74HC64	0	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V			0.5			0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δ t/ Δ v	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400	1		400	
T <sub>A</sub>	Operating free-air temperature	'	- 55		125	- 40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

		DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC <sup>(1)</sup>		20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R	Package thermal impedance	58	69	60	83	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Submit Document Feedback

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



# **5.4 Electrical Characteristics**

	PARAMETER		TEST	V <sub>CC</sub>	T,	<sub>A</sub> = 25°C	;	SN54H	C640	SN74H	C640	UNIT
	FARAIVIETER		CONDITIONS <sup>(1)</sup>	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
				2	1.9	1.998		1.9		1.9		
			$I_{OH} = -20 \mu A$	4.5	4.4	4.400		4.4		4.4		
V <sub>OH</sub>	High-level output voltage			6	5.9	5.999		5.9		5.9		V
			$I_{OH} = -6 \text{ mA}$	4.5	3.98	4.3		3.7		3.84		
			I <sub>OH</sub> = - 7.8 mA	6	5.48	5.8		5.2		5.34		
				2		0.002	0.1		0.1		0.1	
			I <sub>OL</sub> = 20 μA	4.5		0.001	0.1		0.1		0.1	
V <sub>OL</sub>	Low-level output voltage			6		0.001	0.1		0.1		0.1	V
			I <sub>OL</sub> = 6 mA	4.5		0.17	0.26		0.4		0.33	
			I <sub>OL</sub> = 7.8 mA	6		0.15	0.26		0.4		0.33	
I	Input hold current	DIR or OE	$V_I = V_{CC}$ or 0	6		±0.1	±100		±1000		±1000	nA
I <sub>OZ</sub>	Off-state output current	A or B	$V_I = V_{CC}$ or 0. $I_O = 0$	6		±0.01	±0.5		±10		±5	μ <b>А</b>
ΔI <sub>CC</sub>	Supply-current change		One input at 0.5V or 2.4 V, Other inputs at 0 or V <sub>CC</sub>	6			8		160		80	μА
Ci	Input capacitance	DIR or OE		2 to 6		3	10		10		10	pF

<sup>(1)</sup>  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

# **5.5 Switching Characteristics**

C<sub>L</sub> = 50 pF. See Figure 6

_	PARAMETER	EDOM (INDUT)	то	V <sub>CC</sub>	Τ <sub>Δ</sub>	= 25°C		SN54H	C640	SN75H	C640	
	PARAWEIER	FROM (INPUT)	(OUTPUT)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
				2		29	105		160		130	
t <sub>pd</sub>	Propagation delay	A or B	Υ	4.5		10	21		32		26	ns
				6		8	18		27		22	
				2		109	230		340		290	
t <sub>en</sub>	Enable time	ŌĒ	A or B	4.5		27	46		68		58	ns
				6		20	39		58		49	
				2		40	150		225		190	
t <sub>dis</sub>	Disable time	ŌĒ	A or B	4.5		18	30		45		38	ns
				6		16	26		38		32	
				2		20	60		90		75	
t <sub>t</sub>	Transition time		A or B	4.5		8	12		18		15	ns
				6		6	10		15		13	



# **5.5 Switching Characteristics**

C<sub>L</sub> = 150 pF. See Figure 6

	PARAMETER	FROM (INPUT)	то	V <sub>CC</sub>	T <sub>A</sub> =	25°C		SN54H	C640	SN75HC	C640	
	FARAWETER	FROM (INFOT)	(OUTPUT)	T) (V)	MIN 7	TYP	MAX	MIN	MAX	MIN	MAX	
				2		44	190		290		235	
t <sub>pd</sub>	Propagation delay	A or B	B or A	4.5		14	38		58		47	ns
				6		11	33		49		41	
				2		124	315		470		395	
t <sub>en</sub>	Enable time	ŌĒ	A or B	4.5		31	63		94		79	ns
				6		23	54		80		68	
				2		45	210		315		265	
t <sub>t</sub>	Transition time		A or B	4.5		17	42		63		53	ns
				6		13	36		53		45	

# **5.6 Operating Characteristics**

T<sub>A</sub> = 25°C

	Test Conditions	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance	No load	40	pF	

#### **6 Parameter Measurement Information**

 $t_{\text{pd}}$  is the maximum between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$ t<sub>t</sub> is the maximum between t<sub>TLH</sub> and t<sub>THL</sub>  $t_{dis}$  is the maximum between  $t_{Pl,7}$  and  $t_{PH7}$ ten is the maximum between tPZL and tPZH





图 6-1. Load Circuit






图 6-3. Voltage Waveforms **Propagation Delay and Output Transition Times** 




图 6-4. Voltage Waveforms **Enable and Disable Times for 3-State Outputs** 




图 6-5. Voltage Wavefroms **Propagation Delay and Output Transition Times** 

- A. C<sub>I</sub> includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f$  = 6 ns,  $t_f$  = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

# 7 Detailed Description

### 7.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

# 7.2 Functional Block Diagram




图 7-1. Functional Block Diagram

#### 7.3 Device Functional Modes

表 7-1. Function Table (each transceiver)

INPU	TS <sup>(1)</sup>	Operation		
ŌĒ	DIR	Operation		
L	L	B̄ data to A bus		
L	Н	Ā data to B bus		
Н	Х	Isolation		

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care



# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

# 9 Layout

### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

### 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 14-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
5962-8780901RA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8780901RA SNJ54HC640J
SN54HC640J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC640J
SN54HC640J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC640J
SN74HC640DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 85	HC640
SN74HC640DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SN74HC640DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SN74HC640N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC640N
SN74HC640N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC640N
SN74HC640NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SN74HC640NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SN74HC640PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	HC640
SN74HC640PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SN74HC640PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC640
SNJ54HC640J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8780901RA SNJ54HC640J
SNJ54HC640J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8780901RA SNJ54HC640J

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Jul-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC640, SN74HC640:

Catalog: SN74HC640

Military: SN54HC640

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC640DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC640DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC640NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC640PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 24-Jul-2025




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC640DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74HC640DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74HC640NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74HC640PWR	TSSOP	PW	20	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HC640N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC640N.A	N	PDIP	20	20	506	13.97	11230	4.32



SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司