


SN74FB1653

17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

- Compatible With IEEE Std 1194.1-1991 (BTL)
- LVTTTL A Port, Backplane Transceiver Logic (BTL) $\bar{B}$ Port
- Open-Collector $\bar{B}$ -Port Outputs Sink 100 mA
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- High-Impedance State During Power Up and Power Down
- Selectable Clock Delay
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- BIAS V_{CC} Minimizes Signal Distortion During Live Insertion/Withdrawal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

SN74FB1653

17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER

WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

description/ordering information

The SN74FB1653 contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and transceivers are designed to translate signals between LVTTTL and BTL environments. The device is designed specifically to be compatible with IEEE Std 1194.1-1991 (BTL).

The A port operates at LVTTTL signal levels. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} (5 V) typically is less than 2.5 V, the A outputs are in the high-impedance state.

The $\bar{B}$ port operates at BTL signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA. Two output enables (OEB and $\overline{OEB}$) are provided for the $\bar{B}$ outputs. When OEB is low, $\overline{OEB}$ is high, or V_{CC} (5 V) typically is less than 2.5 V, the $\bar{B}$ port is turned off.

The clock-select (2SEL1 and 2SEL2) inputs are used to configure the TTL-to-BTL clock paths and delays (refer to the *MUX-MODE DELAY* table).

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} (5 V) is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

V_{REF} is an internally generated voltage source. It is recommended that V_{REF} be decoupled with an external 0.1- μ F capacitor.

Enhanced heat-dissipation techniques should be used when operating this device from AI to A0 at frequencies greater than 50 MHz, or from AI to $\bar{B}$ or $\bar{B}$ to A0 at frequencies greater than 100 MHz.

ORDERING INFORMATION

T_A	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TQFP – PCA	Tube	SN74FB1653PCA	FB1653

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Function Tables

TRANSCEIVER

INPUTS				FUNCTION
$\overline{OEA}$	OEA	OEB	$\overline{OEB}$	
X	X	H	L	$\bar{A}$ data to B bus
L	H	X	X	$\bar{B}$ data to A bus
L	H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	

STORAGE MODE


INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	↑	Store data
L	L	Storage



SN74FB1653
17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER
WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004


functional block diagram



SN74FB1653
17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER
WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

functional block diagram (continued)



MUX-MODE DELAY			
INPUTS		DELAY PATH†	
2SEL1	2SEL2	2CLKAB TO 2CLKAB	2CLKAB TO 2CLK
L	L	No delay	No delay
L	H	No delay	Delay1
H	L	Delay2	Delay1
H	H	Delay3	Delay1

† Refer to delay1 through delay3 in the functional block diagram.

SN74FB1653
17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER
WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range: $V_{CC}(5\text{ V})$, BIAS V_{CC} , BG V_{CC}	–0.5 V to 7 V
$V_{CC}(3.3\text{ V})$	–0.5 V to 4.6 V
Input voltage range, V_I : Except $\overline{B}$ port	–1.2 V to 7 V
$\overline{B}$ port	–1.2 V to 3.5 V
Input clamp current, I_{IK} : Except $\overline{B}$ port	–40 mA
$\overline{B}$ port	–18 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state	–0.5 V to 3.5 V
Voltage range applied to any output in the high state	–0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
$\overline{B}$ port	200 mA
Package thermal impedance, θ_{JA} (see Note 1)	22°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V_{CC} , BG V_{CC} , BIAS V_{CC}	Supply voltage	4.5	5	5.5	V
$V_{CC}(3.3\text{ V})$	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	$\overline{B}$ port		1.62	2.3
		Except $\overline{B}$ port		2	
V_{IL}	Low-level input voltage	$\overline{B}$ port		0.75	1.47
		Except $\overline{B}$ port		0.8	
I_{IK}	Input clamp current			–18	mA
I_{OH}	High-level output current	AO port		–3	mA
I_{OL}	Low-level output current	AO port		24	mA
		$\overline{B}$ port		100	
T_A	Operating free-air temperature	0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to $V_{CC}(5\text{ V})$ or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IK}	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
	Except $\overline{B}$ port	$V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_I = -40\text{ mA}$			-0.5	
V_{OH}	AO port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OH} = -3\text{ mA}$		2.5		V
V_{OL}	AO port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OL} = 24\text{ mA}$		0.35	0.5	V
	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OL} = 80\text{ mA}$	0.75		1.1	
			$I_{OL} = 100\text{ mA}$			1.15	
I_I	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 5.5\text{ V}$			50	μA
$I_{IH}^{\ddagger}$	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 2.7\text{ V}$			50	μA
$I_{IL}^{\ddagger}$	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 0.5\text{ V}$			-50	μA
	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 0.75\text{ V}$			-100	
I_{OH}	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 0\text{ to }5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 2.1\text{ V}$			100	μA
I_{OZH}	AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 2.7\text{ V}$			50	μA
I_{OZL}	AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 0.5\text{ V}$			-50	μA
I_{OZPU}	AO port	$V_{CC} = 0\text{ to }2.1\text{ V}$,	$V_O = 0.5\text{ V to }2.7\text{ V}$			-50	μA
I_{OZPD}	AO port	$V_{CC} = 2.1\text{ V to }0$,	$V_O = 0.5\text{ V to }2.7\text{ V}$			-50	μA
$I_{CC}(5\text{ V})$	AI port to $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_O = 0$			145	mA
	$\overline{B}$ port to AO port					130	
	Outputs disabled					120	
$I_{CC}(3.3\text{ V})$	$\overline{B}$ port to AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$, $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_O = 0$			1	mA
C_i	Control and AI inputs	$V_I = 0.5\text{ V or }2.5\text{ V}$			6.5		pF
C_o	AO port	$V_O = 0.5\text{ V or }2.5\text{ V}$			3.5		pF
C_{io}	$\overline{B}$ port per IEEE Std 1194.1-1991	$V_{CC}(5\text{ V}) = 0\text{ to }5.5\text{ V}$,	$V_{CC}(3.3\text{ V}) = 3.3\text{ V}$			6.5	pF

[†] All typical values are at $V_{CC}(5\text{ V}) = 5\text{ V}$ and $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN74FB1653
17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER
WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
I _{CC} (BIAS V _{CC})		V _{CC} (5 V) = 0 to 4.5 V, V _{CC} (3.3 V) = 3.3 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	450		μA
		V _{CC} (5 V) = 4.5 V to 5.5 V, V _{CC} (3.3 V) = 3.3 V		10		
V _O	$\overline{B}$ port	V _{CC} (5 V) = 0, V _{CC} (3.3 V) = 0 V	V _I (BIAS V _{CC}) = 5 V	1.62	2.1	V
I _O	$\overline{B}$ port	V _{CC} (5 V) = 0, V _{CC} (3.3 V) = 0 V	V _B = 1 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	−1		μA
		V _{CC} (5 V) = 0 to 2.2 V, V _{CC} (3.3 V) = 3.3 V	OEB = 0 to 5 V	100		
		V _{CC} (5 V) = 0 to 5.5 V, V _{CC} (3.3 V) = 3.3 V	OEB = 0 to 0.8 V	1		mA

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		MIN	MAX	UNIT
f_{clock}	Clock frequency	90		MHz
t_W	Pulse duration	LE high	3	ns
		CLK high or low	3	
t_{su}	Setup time	AI or $\overline{B}$ before LE $\downarrow$	3.5	ns
		AI or $\overline{B}$ before CLK $\uparrow$	3.5	
t_h	Hold time	AI or $\overline{B}$ after LE $\downarrow$	1	ns
		AI or $\overline{B}$ after CLK $\uparrow$	0.7	



17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H – AUGUST 1997 – REVISED MARCH 2004

switching characteristics over recommended operating free-air temperature range,
 $V_{CC}(5\text{ V}) = 5\text{ V} \pm 0.5\text{ V}$ and $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f _{max}			90		MHz
t _{PLH}	AI	$\overline{\text{B}}$	1.8	6.2	ns
t _{PHL}			2.9	6.6	
t _{PLH}	LEAB	$\overline{\text{B}}$	2.7	6.9	ns
t _{PHL}			3.5	7.3	
t _{PLH}	CLKAB	$\overline{\text{B}}$	2.3	6.4	ns
t _{PHL}			2.9	6.7	
t _{PLH}	2CLKAB (no delay)	$2\overline{\text{CLKAB}}$	2.3	6	ns
t _{PHL}			2.9	6.7	
t _{PLH}	2CLKAB (delay2)	$2\overline{\text{CLKAB}}$	4.5	9.5	ns
t _{PHL}			4.5	9.5	
t _{PLH}	2CLKAB (delay3)	$2\overline{\text{CLKAB}}$	9.3	15.4	ns
t _{PHL}			9.3	15.4	
t _{PLH}	$\overline{\text{B}}$	AO	2	6.5	ns
t _{PHL}			2	6.5	
t _{PLH}	LEBA	AO	1.8	6.3	ns
t _{PHL}			1.8	6.3	
t _{PLH}	CLKBA	AO	1.8	6.3	ns
t _{PHL}			1.8	6.3	
t _{PLH}	$2\overline{\text{CLKAB}}$ (delay1)	2CLK	5.7	12.3	ns
t _{PHL}			5.7	12.3	
t _{PLH}	$2\overline{\text{CLKAB}}$ (no delay)	2CLK	2	6.5	ns
t _{PHL}			2	6.5	
t _{PLH}	OEB or $\overline{\text{OEB}}$	$\overline{\text{B}}$	2.6	7	ns
t _{PHL}			2.6	7	
t _{PZH}	OEA or $\overline{\text{OEA}}$	AO	1.4	5.5	ns
t _{PZL}			1.4	5.5	
t _{PHZ}	OEA or $\overline{\text{OEA}}$	AO	1.4	6.5	ns
t _{PLZ}			1.4	5.8	
t _{sk(p)} [†]	Pulse skew, AI to $\overline{\text{B}}$ or $\overline{\text{B}}$ to AO		1.6		ns
	Pulse skew, $2\overline{\text{CLKAB}}$ to 2CLK		1.8		
t _{sk(p)}	Pulse skew, CLKAB to $\overline{\text{B}}$ or CLKBA to AO		1.5		ns
	Pulse skew, CLKAB to $2\overline{\text{CLKAB}}$		1.4		
t _{sk(HL), t_{sk(LH)}†}	Output skew, AI to $\overline{\text{B}}$ or $\overline{\text{B}}$ to AO		1		ns
t _{sk(o)} [‡]	Output skew, nondelayed mode for $2\overline{\text{CLKAB}}$, CLKAB to AO		1		ns
	Output skew, nondelayed mode for $2\overline{\text{CLKAB}}$, CLKAB to $\overline{\text{B}}$ and $2\overline{\text{CLKAB}}$		1		
t _{sk(o)} [‡]	Output skew, nondelayed mode for $2\overline{\text{CLKAB}}$, CLKAB to $\overline{\text{B}}$ and $2\overline{\text{CLKAB}}$		1.5		ns
t _t	Transition time, $\overline{\text{B}}$ outputs (1.3 V to 1.8 V)		0.5	4.6	ns
	Transition time, AO outputs (10% to 90%)		0.4	4.2	
t _{PR}	$\overline{\text{B}}$ -port input pulse rejection		1		ns

† Skew values are applicable for through mode only, with single-output switching.


‡ Skew values are applicable for CLK mode only, with all outputs simultaneously switching high-to-low or low-to-high.

SN74FB1653

17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns; BTL inputs: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 1$ ns, $t_f \leq 1$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74FB1653PCA	Active	Production	HLQFP (PCA) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	FB1653
SN74FB1653PCA.B	Active	Production	HLQFP (PCA) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	FB1653
SN74FB1653PCAG4.B	Active	Production	HLQFP (PCA) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	FB1653

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SN74FB1653PCA	PCA	HLQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45
SN74FB1653PCA.B	PCA	HLQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45
SN74FB1653PCAG4.B	PCA	HLQFP	100	90	6 x 15	150	315	135.9	7620	20.3	15.4	15.45

PCA (S-PQFP-G100)

PLASTIC QUAD FLATPACK (DIE DOWN)




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Thermally enhanced molded plastic package with a heat slug (HSL)
 - D. Falls within JEDEC MS-026

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated