
SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

- BiCMOS Process With TTL Inputs and Outputs
- State-of-the-Art BiCMOS Design Significantly Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Functionally Equivalent to AMD Am29854
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Output
- Latch for Storage of the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)



description

The SN74BCT29854 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error (ERR) flag. ERR can be either passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29854 provides inverting logic.

The SN74BCT29854 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

		ı	INPUTS				OUTP	UT AND I/O		
OEB	OEA	CLR	LE	Ai ∑ of H's	Bi† ∑ of L's	Α	В	PARITY	ERR‡	FUNCTION
L	Н	Χ	Х	Odd Even	NA	NA	Ā	H L	NA	A data to B bus and generate parity
Н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Н	L	Н	Н	NA	Χ	Χ	NA	NA	N-1	Store error flag
Х	Χ	L	Н	Χ	Χ	Χ	NA	NA	Н	Clear error-flag register
Н	Н	H L X X	H H L	X X L Odd H Even	Х	Z	Z	Z	NC H L H	Isolation§
L	L	Х	Х	Odd Even	NA	NA	Ā	L H	NA	Ā data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

TEXAS INSTRUMENTS


[†]Summation of low-level inputs includes PARITY along with Bi inputs.


[‡] Output states shown assume the ERR output was previously high.

[§] In this mode, the ERR output, when enabled, shows noninverted parity of the A bus.

SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

logic diagram (positive logic)





ERROR-FLAG FUNCTION TABLE

INPUTS LE CLR		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT	FUNCTION
		POINT P	ERR _{n-1} †	ERR	
L	L	L L X		L H	Pass
L	Н	L X H	X L H	L L H	Sample
Н	L	Х	Х	Н	Clear
Н	н х		L H	L H	Store

[†] ERR_{n-1} represents the state of the ERR output before any changes at CLR, LE, or point P.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
Vон	High-level output voltage ERR			2.4	V
ЮН	High-level output current			-24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Т	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$			-1.2	V
.,	All inputs (sutputs suspent EDD	V 45V	$I_{OH} = -15 \text{ mA}$	2.4			.,
VOH	All inputs/outputs except ERR	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			V
loh	ERR	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 2.4 V			20	μΑ
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
l _l		$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.1	mA
I _{IH} ‡		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20	μΑ
. +	Data	V 55V	V 0.4 V			-0.2	A
I _{IL} ‡	Control	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.75	mA
los§		$V_{CC} = 5.5 \text{ V},$	VO = 0	-75		-250	mA
ICCL		$V_{CC} = 5.5 \text{ V},$	Outputs open		55	80	mA
ICCZ		$V_{CC} = 5.5 \text{ V},$	Outputs open		30	45	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT	
	Dulas duration	LE low	10			
ι _W	Pulse duration	CLR low	10		ns	
t _{su}	Setup time before LE↓	Bi and PARITY	18		ns	
th	Hold time after LE↓	Bi and PARITY	8		ns	

[‡] These parameters include off-state output current for I/O ports only.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS257 - SEPTEMBER 1987 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Note 1)

PARAMETER	FROM	TO	V _C	C = 5 V, = 25°C		MIN	MAX	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
^t PLH	A on D	D on A	1	5	7	1	8	
t _{PHL}	A or B	B or A	1	5	7	1	8	ns
^t PLH	^	DADITY	1.5	10	13	1.5	15	
t _{PHL}	А	PARITY	1.5	10	13	1.5	15	ns
^t PZH	OEA or OEB	A D	2	12	15	2	17	ns
t _{PZL}	OEA OI OEB	A or B	2	13	16	2	19	
^t PHZ	OEA or OEB	A D	2	8	11	2	15	ns
tPLZ	OEA OF OEB	A or B	2	10	14	2	17	
^t PLH	CLR	ERR	1.5	11	13	1.5	15	
t _{PHL}	LE	EKK	1.5	5	7	1.5	9	ns
^t PLH	 OEA	DADITY	1.5	10	13	1.5	15	
t _{PHL}	OEA	PARITY	1.5	10	13	1.5	16	ns
t _{PLH}	Bi/PARITY	ERR	1.5	15	18	1.5	20	
^t PHL	DI/ FARITT	EKK	1.5	10	13	1.5	15	ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74BCT29854DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT29854
SN74BCT29854DW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT29854

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74BCT29854DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74BCT29854DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated