

具有可配置电压转换和三态输出的 24 位双电源总线收发器

1 特性

- 控制输入电平 V_{IH}/V_{IL} 以 V_{CCA} 电压为基准
- V_{CC} 隔离特性—如果任何一个 V_{CC} 输入在接地 (GND) 上, 所有输出呈高阻态
- 过压耐受输入/输出可实现混合电压模式数据通信
- 完全可配置的双轨设计, 支持各个端口在 1.2V 至 3.6V 的整个电源电压范围内运行
- I_{off} 支持局部断电模式运行
- I/O 可承受 4.6V 的电压
- 最大数据速率
 - 380Mbps (1.8V 至 3.3V 转换)
 - 200Mbps (低于 1.8V 至 3.3V 转换)
 - 200Mbps (转换至 2.5V 或 1.8V)
 - 150Mbps (转换至 1.5V)
 - 100Mbps (转换至 1.2V)
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
 - 8000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 带电器件模型 (C101)

2 应用

- 个人电子产品
- 工业
- 企业
- 电信

3 说明

这款 24 位同相总线收发器使用两个独立的可配置电源轨。SN74AVC24T245 经过优化, 可在 V_{CCA}/V_{CCB} 设置为 1.4V 至 3.6V 的范围内正常运行。该器件可在 V_{CCA}/V_{CCB} 低至 1.2V 时正常运行。A 端口旨在跟踪 V_{CCA} 。 V_{CCA} 支持从 1.2V 到 3.6V 范围内的任一电源电压。B 端口旨在跟踪 V_{CCB} 。 V_{CCB} 可接受 1.2V 到 3.6V 范围内的任意电源电压, 因此可在 1.2V、1.5V、1.8V、2.5V 和 3.3V 电压节点之间任意进行通用低压双向转换。

SN74AVC24T245 旨在实现数据总线间的异步通信。根据方向控制 (DIR) 输入上的逻辑电平, 此器件将数据从 A 总线发送至 B 总线, 或者将数据从 B 总线发送至 A 总线。输出使能 ($\overline{OE}$) 输入可用于禁用输出, 这样可有效隔离总线。

SN74AVC24T245 设计为控制引脚 (1DIR、2DIR、3DIR、4DIR、5DIR、6DIR、1 $\overline{OE}$ 、2 $\overline{OE}$ 、3 $\overline{OE}$ 、4 $\overline{OE}$ 、5 $\overline{OE}$ 和 6 $\overline{OE}$) 由 V_{CCA} 供电。

该器件完全符合使用 I_{off} 的部分断电应用的规范要求。 I_{off} 电路禁用输出, 从而可防止其断电时破坏性电流从该器件回流。

V_{CC} 隔离特性可确保 V_{CC} 中的任何一个是否接地, 然后两个端口都处于高阻态。

为了确保加电或断电期间呈高阻态, $\overline{OE}$ 应通过一个上拉电阻器被连接至 V_{CCA} ; 该电阻器的最小值由驱动器的电流吸入能力来决定。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
SN74AVC24T245GRG/ZRG	LFBGA	10.00mm x 4.50mm
SN74AVC24T245NMU	nFBGA	10.00mm x 4.50mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。




图 3-1. 逻辑图



Table of Contents

1 特性	1	8.1 Overview.....	16
2 应用	1	8.2 Functional Block Diagram.....	16
3 说明	1	8.3 Feature Description.....	17
4 Revision History	2	8.4 Device Functional Modes.....	17
5 Pin Configuration and Functions	3	9 Application and Implementation	18
6 Specifications	6	9.1 Application Information.....	18
6.1 Absolute Maximum Ratings.....	6	9.2 EnableTimes.....	18
6.2 ESD Ratings.....	6	9.3 Typical Application.....	19
6.3 Recommended Operating Conditions.....	7	10 Power Supply Recommendations	21
6.4 Thermal Information.....	8	11 Layout	21
6.5 Electrical Characteristics.....	9	11.1 Layout Guidelines.....	21
6.6 Switching Characteristics.....	10	11.2 Layout Example.....	21
6.7 Switching Characteristics.....	10	12 Device and Documentation Support	22
6.8 Switching Characteristics.....	11	12.1 Documentation Support.....	22
6.9 Switching Characteristics.....	11	12.2 Related Documentation.....	22
6.10 Switching Characteristics.....	12	12.3 Trademarks.....	22
6.11 Operating Characteristics.....	12	12.4 静电放电警告.....	22
6.12 Typical Characteristics.....	13	12.5 术语表.....	22
7 Parameter Measurement Information	15	13 Mechanical, Packaging, and Orderable Information	22
8 Detailed Description	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (August 2005) to Revision E (August 2020)	Page
• 将文档更新为当前 TI 数据表格式.....	1
• 删除了“订购信息”表.....	1
• 添加了“应用”列表、“器件信息”表.....	1
• 向“器件信息”表添加了 NMU 封装选项.....	1
• Added NMU package to pinout drawing.....	3
• Added ESD Ratings table.....	6
• Added Thermal Information table.....	8
• Added NMU package to Thermal Information table.....	8
• Added Typical Characteristics section.....	13
• Added Detailed Description section.....	16
• Added Application and Implementation section.....	18
• Added Power Supply Recommendations section.....	21
• Added Layout section.....	21
• Added Device and Documentation Support section.....	22
• Added Mechanical, Packaging, and Orderable Information section.....	22

5 Pin Configuration and Functions




图 5-1. GRG/ZRG, NMU Package 83-Pin LFBGA, nFBGA Top View

表 5-1. Pin Assignments

	1	2	3	4	5	6
A	6 $\overline{OE}$	5 $\overline{OE}$	4 $\overline{OE}$	3 $\overline{OE}$	2 $\overline{OE}$	1 $\overline{OE}$
B	1B1	1B2	V_{CCB}	V_{CCA}	1A2	1A1
C	1B3	1B4	GND	GND	1A4	1A3
D	2B1	2B2	V_{CCB}	V_{CCA}	2A2	2A1
E	2B3	2B4	GND	GND	2A4	2A3
F	3B1	3B2	GND	GND	3A2	3A1
G	3B3	3B4		GND	3A4	3A3
H	4B1	4B2	V_{CCB}	V_{CCA}	4A2	4A1
J	4B3	4B4	GND	GND	4A4	4A3
K	5B1	5B2	GND	GND	5A2	5A1
L	5B3	5B4	V_{CCB}	V_{CCA}	5A4	5A3
M	6B1	6B2	GND	GND	6A2	6A1
N	6B3	6B4	V_{CCB}	V_{CCA}	6A4	6A3
P	6DIR	5DIR	4DIR	3DIR	2DIR	1DIR

表 5-2. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
A1	6 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .
A2	5 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .
A3	4 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .
A4	3 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .

表 5-2. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NO.	NAME		
A5	2 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .
A6	1 $\overline{OE}$	Input	Tri-State output-mode enables. Pull $\overline{OE}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA} .
B1	1B1	Input/Output	Referenced to V_{CCB} .
B2	1B2	Input/Output	Referenced to V_{CCB} .
B3	V_{CCB}	—	B-port supply voltage. $1.2\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$.
B4	V_{CCA}	—	A-port supply voltage. $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$.
B5	1A2	Input/Output	Referenced to V_{CCA} .
B6	1A1	Input/Output	Referenced to V_{CCA} .
C1	1B3	Input/Output	Referenced to V_{CCB} .
C2	1B4	Input/Output	Referenced to V_{CCB} .
C3	GND	—	Ground.
C4	GND	—	Ground.
C5	1A4	Input/Output	Referenced to V_{CCA} .
C6	1A3	Input/Output	Referenced to V_{CCA} .
D1	2B1	Input/Output	Referenced to V_{CCB} .
D2	2B2	Input/Output	Referenced to V_{CCB} .
D3	V_{CCB}	—	B-port supply voltage. $1.2\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$.
D4	V_{CCA}	—	A-port supply voltage. $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$.
D5	2A2	Input/Output	Referenced to V_{CCA} .
D6	2A1	Input/Output	Referenced to V_{CCA} .
E1	2B3	Input/Output	Referenced to V_{CCB} .
E2	2B4	Input/Output	Referenced to V_{CCB} .
E3	GND	—	Ground.
E4	GND	—	Ground.
E5	2A4	Input/Output	Referenced to V_{CCA} .
E6	2A3	Input/Output	Referenced to V_{CCA} .
F1	3B1	Input/Output	Referenced to V_{CCB} .
F2	3B2	Input/Output	Referenced to V_{CCB} .
F3	GND	—	Ground.
F4	GND	—	Ground.
F5	3A2	Input/Output	Referenced to V_{CCA} .
F6	3A1	Input/Output	Referenced to V_{CCA} .
G1	3B3	Input/Output	Referenced to V_{CCB} .
G2	3B4	Input/Output	Referenced to V_{CCB} .
G4	GND	—	Ground.
G5	3A4	Input/Output	Referenced to V_{CCA} .
G6	3A3	Input/Output	Referenced to V_{CCA} .
H1	4B1	Input/Output	Referenced to V_{CCB} .
H2	4B2	Input/Output	Referenced to V_{CCB} .
H3	V_{CCB}	—	B-port supply voltage. $1.2\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$.
H4	V_{CCA}	—	A-port supply voltage. $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$.
H5	4A2	Input/Output	Referenced to V_{CCA} .
H6	4A1	Input/Output	Referenced to V_{CCA} .

表 5-2. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NO.	NAME		
J1	4B3	Input/Output	Referenced to V_{CCB} .
J2	4B4	Input/Output	Referenced to V_{CCB} .
J3	GND	—	Ground.
J4	GND	—	Ground.
J5	4A4	Input/Output	Referenced to V_{CCA} .
J6	4A3	Input/Output	Referenced to V_{CCA} .
K1	5B1	Input/Output	Referenced to V_{CCB} .
K2	5B2	Input/Output	Referenced to V_{CCB} .
K3	GND	—	Ground.
K4	GND	—	Ground.
K5	5A2	Input/Output	Referenced to V_{CCA} .
K6	5A1	Input/Output	Referenced to V_{CCA} .
L1	5B3	Input/Output	Referenced to V_{CCB} .
L2	5B4	Input/Output	Referenced to V_{CCB} .
L3	V_{CCB}	—	B-port supply voltage. $1.2\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$.
L4	V_{CCA}	—	A-port supply voltage. $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$.
L5	5A4	Input/Output	Referenced to V_{CCA} .
L6	5A3	Input/Output	Referenced to V_{CCA} .
M1	6B1	Input/Output	Referenced to V_{CCB} .
M2	6B2	Input/Output	Referenced to V_{CCB} .
M3	GND	—	Ground.
M4	GND	—	Ground.
M5	6A2	Input/Output	Referenced to V_{CCA} .
M6	6A1	Input/Output	Referenced to V_{CCA} .
N1	6B3	Input/Output	Referenced to V_{CCB} .
N2	6B4	Input/Output	Referenced to V_{CCB} .
N3	V_{CCB}	—	B-port supply voltage. $1.2\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$.
N4	V_{CCA}	—	A-port supply voltage. $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$.
N5	6A4	Input/Output	Referenced to V_{CCA} .
N6	6A3	Input/Output	Referenced to V_{CCA} .
P1	6DIR	Input	Direction-control signal. Referenced to V_{CCA} .
P2	5DIR	Input	Direction-control signal. Referenced to V_{CCA} .
P3	4DIR	Input	Direction-control signal. Referenced to V_{CCA} .
P4	3DIR	Input	Direction-control signal. Referenced to V_{CCA} .
P5	2DIR	Input	Direction-control signal. Referenced to V_{CCA} .
P6	1DIR	Input	Direction-control signal. Referenced to V_{CCA} .

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CCA} V_{CCB}	Supply voltage range		- 0.5	4.6	V
V_I	Input voltage range ⁽²⁾	I/O ports (A port)	- 0.5	4.6	V
		I/O ports (B port)	- 0.5	4.6	
		Control inputs	- 0.5	4.6	
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	- 0.5	4.6	V
		B port	- 0.5	4.6	
V_O	Voltage range applied to any output in the high or low state ^{(2) (3)}	A port	- 0.5	$V_{CCA} + 0.5$	V
		B port	- 0.5	$V_{CCB} + 0.5$	
I_{IK}	Input clamp current	$V_I < 0$		- 50	mA
I_{OK}	Output clamp current	$V_O < 0$		- 50	mA
I_O	Continuous output current			±50	mA
	Continuous current through each V_{CCA} , V_{CCB} , and GND			±100	mA
T_{stg}	Storage temperature range		- 65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6-V maximum if the output current rating is observed.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±8000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ²	±1000	

6.3 Recommended Operating Conditions

(1) (2) (3)			V _{CCI}	V _{CCO}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.2	3.6	V
V _{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.2 V to 1.95 V		V _{CCI} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.2 V to 1.95 V		V _{CCI} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.2 V to 1.95 V		V _{CCA} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.2 V to 1.95 V		V _{CCA} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _I	Input voltage				0	3.6	V
V _O	Output voltage	Active state			0	V _{CCO}	V
		3-state			0	3.6	
I _{OH}	High-level output current			1.2 V		-3	mA
				1.4 V to 1.6 V		-6	
				1.65 V to 1.95 V		-8	
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
I _{OL}	Low-level output current			1.2 V		3	mA
				1.4 V to 1.6 V		6	
				1.65 V to 1.95 V		8	
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δv	Input transition rise or fall rate					5	ns/V
T _A	Operating free-air temperature				-40	85	°C

(1) V_{CCI} is the V_{CC} associated with the data input port.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.

(5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AVC24T245			UNIT
		GRG	ZRG	NMU	
		83	83	83	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	38.1	44.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.8	22.8	24.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.0	17.0	29.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.44	0.44	0.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	16.9	16.9	29.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{(2) (3)}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			- 40°C to 85°C		UNIT	
					MIN	TYP	MAX	MIN	MAX		
V _{OH}		I _{OH} = - 100 μA	V _I = V _{IH}	1.2 V to 3.6 V	1.2 V to 3.6 V			V _{CCO} - 0.2		V	
		I _{OH} = - 3 mA		1.2 V	1.2 V		0.95				
		I _{OH} = - 6 mA		1.4 V	1.4 V			1.05			
		I _{OH} = - 8 mA		1.65 V	1.65 V			1.2			
		I _{OH} = - 9 mA		2.3 V	2.3 V			1.75			
		I _{OH} = - 12 m		3 V	3 V			2.3			
V _{OL}		I _{OL} = 100 μA	V _I = V _{IL}	1.2 V to 3.6 V	1.2 V to 3.6 V				0.2	V	
		I _{OL} = 3 mA		1.2 V	1.2 V		0.15				
		I _{OL} = 6 mA		1.4 V	1.4 V				0.35		
		I _{OL} = 8 mA		1.65 V	1.65 V				0.45		
		I _{OL} = 9 mA		2.3 V	2.3 V				0.55		
		I _{OL} = 12 mA		3 V	3 V				0.7		
I _I	Control inputs	V _I = V _{CCA} or GND	1.2 V to 3.6 V	1.2 V to 3.6 V			±0.025	±0.25		±1	μA
I _{off}	A or B port	V _I or V _O = 0 to 3.6 V	0 V	0 to 3.6 V			±0.1	±2.5		±5	μA
	A or B port		0 to 3.6 V	0 V			±0.1	±2.5		±5	
I _{OZ} ⁽¹⁾	A or B port	V _O = V _{CCO} or GND, V _I = V _{CCI} or GND, OE = V _{IH}	3.6 V	3.6 V			±0.5	±2.5		±5	μA
I _{CCA}		V _I = V _{CCI} or GND, I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V						40	μA
			0 V	3.6 V					- 5		
			3.6 V	0 V					40		
I _{CCB}		V _I = V _{CCI} or GND, I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V						40	μA
			0 V	3.6 V					40		
			3.6 V	0 V					- 5		
I _{CCA} + I _{CCB}		V _I = V _{CCI} or GND, I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V						75	μA
C _i	Control inputs	V _I = 3.3 V or GND	3.3 V	3.3 V			3.5				pF
C _{io}	A or B port	V _O = 3.3 V or GND	3.3 V	3.3 V			7				pF

(1) For I/O ports, the parameter I_{OZ} includes the input leakage current.

(2) V_{CCO} is the V_{CC} associated with the output port.

(3) V_{CCI} is the V_{CC} associated with the input port.

6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.2\text{ V}$ (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2\text{ V}$	$V_{CCB} = 1.5\text{ V}$	$V_{CCB} = 1.8\text{ V}$	$V_{CCB} = 2.5\text{ V}$	$V_{CCB} = 3.3\text{ V}$	UNIT
			TYP	TYP	TYP	TYP	TYP	
t_{PLH}	A	B	4.1	3.3	3	2.8	3.2	ns
t_{PHL}			4.1	3.3	3	2.8	3.2	
t_{PLH}	B	A	4.4	4	3.8	3.6	3.5	ns
t_{PHL}			4.4	4	3.8	3.6	3.5	
t_{PZH}	$\overline{OE}$	A	6.4	6.4	6.4	6.4	6.4	ns
t_{PZL}			6.4	6.4	6.4	6.4	6.4	
t_{PZH}	$\overline{OE}$	B	6	4.6	4	3.4	3.2	ns
t_{PZL}			6	4.6	4	3.4	3.2	
t_{PHZ}	$\overline{OE}$	A	6.6	6.6	6.6	6.6	6.8	ns
t_{PLZ}			6.6	6.6	6.6	6.6	6.8	
t_{PHZ}	$\overline{OE}$	B	6	4.9	4.9	4.2	5.3	ns
t_{PLZ}			6	4.9	4.9	4.2	5.3	

6.7 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$ (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2\text{ V}$	$V_{CCB} = 1.5\text{ V} \pm 0.1\text{ V}$		$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	ns
t_{PHL}			3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	
t_{PLH}	B	A	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	ns
t_{PHL}			3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	
t_{PZH}	$\overline{OE}$	A	4.3	1	10.1	1	10.1	1	10.1	1	10.1	ns
t_{PZL}			4.3	1	10.1	1	10.1	1	10.1	1	10.1	
t_{PZH}	$\overline{OE}$	B	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	ns
t_{PZL}			5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	
t_{PHZ}	$\overline{OE}$	A	4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	ns
t_{PLZ}			4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	
t_{PHZ}	$\overline{OE}$	B	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	ns
t_{PLZ}			5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	

6.8 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2 \text{ V}$	$V_{CCB} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	ns
t_{PHL}			3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	
t_{PLH}	B	A	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	ns
t_{PHL}			3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	
t_{PZH}	$\overline{OE}$	A	3.4	1	7.8	1	7.8	1	7.8	1	7.8	ns
t_{PZL}			3.4	1	7.8	1	7.8	1	7.8	1	7.8	
t_{PZH}	$\overline{OE}$	B	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
t_{PZL}			5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	
t_{PHZ}	$\overline{OE}$	A	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	ns
t_{PLZ}			4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	
t_{PHZ}	$\overline{OE}$	B	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	ns
t_{PLZ}			5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	

6.9 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2 \text{ V}$	$V_{CCB} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	ns
t_{PHL}			3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	
t_{PLH}	B	A	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	ns
t_{PHL}			2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	
t_{PZH}	$\overline{OE}$	A	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns
t_{PZL}			2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	
t_{PZH}	$\overline{OE}$	B	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	ns
t_{PZL}			5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	
t_{PHZ}	$\overline{OE}$	A	3	1	6.1	1	6.1	1	6.1	1	6.1	ns
t_{PLZ}			3	1	6.1	1	6.1	1	6.1	1	6.1	
t_{PHZ}	$\overline{OE}$	B	5	1	7.9	1	6.6	1	6.1	1	5.2	ns
t_{PLZ}			5	1	7.9	1	6.6	1	6.1	1	5.2	

6.10 Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see 图 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2 \text{ V}$	$V_{CCB} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	ns
t_{PHL}			3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	
t_{PLH}	B	A	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	ns
t_{PHL}			2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	
t_{PZH}	$\overline{OE}$	A	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	ns
t_{PZL}			2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	
t_{PZH}	$\overline{OE}$	B	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	ns
t_{PZL}			5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	
t_{PHZ}	$\overline{OE}$	A	3.4	0.5	5	0.5	5	0.5	5	0.5	5	ns
t_{PLZ}			3.4	0.5	5	0.5	5	0.5	5	0.5	5	
t_{PHZ}	$\overline{OE}$	B	4.9	1	7.7	1	6.5	1	5.2	0.5	5	ns
t_{PLZ}			4.9	1	7.7	1	6.5	1	5.2	0.5	5	

6.11 Operating Characteristics

V_{CCA} and $V_{CCB} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	$V_{CCA} =$ $V_{CCB} = 1.5 \text{ V}$	$V_{CCA} =$ $V_{CCB} = 1.2 \text{ V}$	$V_{CCA} =$ $V_{CCB} = 1.8 \text{ V}$	$V_{CCA} =$ $V_{CCB} = 2.5 \text{ V}$	$V_{CCA} =$ $V_{CCB} = 3.3 \text{ V}$	UNIT
				TYP	TYP	TYP	TYP	TYP	
C_{pdA} ⁽¹⁾	A to B	Outputs enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	1	1	1	2	2	pF
		Outputs disabled		1	1	1	1	2	
	B to A	Outputs enabled		19	19	20	21	22	
		Outputs disabled		1	1	1	1	1	
C_{pdB} ⁽¹⁾	A to B	Outputs enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	19	19	20	21	22	pF
		Outputs disabled		1	1	1	1	1	
	B to A	Outputs enabled		1	1	1	2	2	
		Outputs disabled		1	1	1	1	2	

(1) Power dissipation capacitance per transceiver

6.12 Typical Characteristics




图 6-1. Propagation Delay vs Load Capacitance




图 6-2. Propagation Delay vs Load Capacitance




图 6-3. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




图 6-4. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




图 6-5. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




图 6-6. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance

6.12 Typical Characteristics (continued)




图 6-7. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




图 6-8. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance




图 6-9. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance





图 6-10. Propagation Delay vs Load Capacitance


7 Parameter Measurement Information




LOAD CIRCUIT

V_{CCO}	C_L	R_L	V_{TP}
$1.5\text{ V} \pm 0.1\text{ V}$	15 pF	2 k Ω	0.1 V
$1.8\text{ V} \pm 0.15\text{ V}$	15 pF	2 k Ω	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	15 pF	2 k Ω	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	15 pF	2 k Ω	0.3 V


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $dv/dt \geq 1\text{ V/ns}$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. V_{CCI} is the V_{CC} associated with the input port.
 - I. V_{CCO} is the V_{CC} associated with the output port.

图 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description


8.1 Overview

The SN74AVC24T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and $\overline{OE}$) are supported by V_{CCA} and pins B are supported by V_{CCB} . The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when $\overline{OE}$ is set to low. When $\overline{OE}$ is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V which makes the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

8.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

8.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ}). This prevents false logic levels from being presented to either bus.

8.4 Device Functional Modes

The SN74AVC24T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When $\overline{OE}$ is low and DIR is high, data transmission is from A to B. When $\overline{OE}$ is low and DIR is low, data transmission is from B to A. When $\overline{OE}$ is high, both output ports will be high-impedance.

**表 8-1. Function Table
(Each 4-Bit Section)**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

9 Application and Implementation

Note

以下应用部分的信息不属于 TI 组件规范，TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The SN74AVC24T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVC24T245 device is ideal for data transmission where direction is different for each channel.

9.2 EnableTimes

Calculate the enable times for the SN74AVC24T245 using the following formulas:

$$t_{PZH} \text{ (DIR to A)} = t_{PLZ} \text{ (DIR to B)} + t_{PLH} \text{ (B to A)} \quad (1)$$

$$t_{PZL} \text{ (DIR to A)} = t_{PHZ} \text{ (DIR to B)} + t_{PHL} \text{ (B to A)} \quad (2)$$

$$t_{PZH} \text{ (DIR to B)} = t_{PLZ} \text{ (DIR to A)} + t_{PLH} \text{ (A to B)} \quad (3)$$

$$t_{PZL} \text{ (DIR to B)} = t_{PHZ} \text{ (DIR to A)} + t_{PHL} \text{ (A to B)} \quad (4)$$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC24T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

9.3 Typical Application




图 9-1. Application Schematic

9.3.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in the *Electrical Characteristics*.

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V

9.3.2 Detailed Design Procedure

To begin the design process, determine the following:

9.3.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC24T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

9.3.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC24T245 device is driving to determine the output voltage range.

9.3.3 Application Curve




图 9-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

10 Power Supply Recommendations

The SN74AVC24T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable $\overline{OE}$ input circuit is designed so that it is supplied by V_{CCA} and when the $\overline{OE}$ input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the $\overline{OE}$ input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors must be used on power supplies.
- Short trace lengths must be used to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals, depending on the system requirements.

11.2 Layout Example




图 11-1. BGA Layout Example

12 Device and Documentation Support

12.1 Documentation Support

12.2 Related Documentation

For related documentation, see the following:

12.3 Trademarks

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AVC24T245NMUR	Active	Production	NFBGA (NMU) 83	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	2CPW
SN74AVC24T245NMUR.B	Active	Production	NFBGA (NMU) 83	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	2CPW

- ⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).
- ⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- ⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- ⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- ⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- ⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC24T245NMUR	NFBGA	NMU	83	1000	330.0	24.4	4.8	10.3	1.8	8.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC24T245NMUR	NFBGA	NMU	83	1000	350.0	350.0	43.0




4225827/B 03/2020

NOTES:


NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE

SCALE: 10X




SOLDER MASK DETAILS

NOT TO SCALE

4225827/B 03/2020

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 10X

4225827/B 03/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司