www.ti.com

SCES156H-DECEMBER 1998-REVISED SEPTEMBER 2008

### 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

### **DESCRIPTION**

A Dynamic Output Control (DOC<sup>TM</sup>) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*<sup>TM</sup>) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, DOC are trademarks of Texas Instruments.



### **DESCRIPTION (CONTINUED)**

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16373 is characterized for operation from -40°C to 85°C.

#### **TERMINAL ASSIGNMENTS**

#### DGG OR DGV PACKAGE (TOP VIEW) 10E [ 48 **∏** 1LE 1Q1 **[**]2 47 ¶ 1D1 1Q2 **∏**3 46 1D2 GND 4 45 GND 1Q3 🛮 5 44 1 1D3 1Q4 [ 43 ¶ 1D4 6 $V_{CC}$ 42 V<sub>CC</sub> 1Q5 **∏**8 41 **1** 1D5 1Q6 **9** 40 1D6 39 [] GND GND 10 38 **∏** 1D7 107 ∏ 11 1Q8 12 37 ¶ 1D8 2Q1 Π 36 2D1 13 2Q2 **∏**14 35 T 2D2 GND II 15 34 **∏** GND 2Q3 **∏** 33 T 2D3 16 2Q4 **∏**17 32 T 2D4 Vcc [ 18 31 V<sub>CC</sub> 2Q5 **∏** 19 30 T 2D5 2Q6 ∏20 29 ¶ 2D6 GND ∏21 28 | GND 2Q7 **∏** 22 27 2D7 2Q8 **1**23 26 2D8 2<del>0E</del> **□** 25 1 2LE 24

### GQL/ZQL PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	/	$\bigcirc$	()	()	()	()	$\bigcirc$	)
В		()	()	()	()	()	()	
С		()	()	()	()	()	()	
D		()	()	()	()	()	()	
Е		()	()			()	()	-
F		()	()			()	()	
G		()	()	()	()	()	()	-
Н		()	()	()	()	()	()	
J		()	()	()	()	()	()	
K		()	()	()	()	()	()	
	<b>√</b>							_/

# TERMINAL ASSIGNMENTS (56-Ball GQL/ZQL Package)<sup>(1)</sup>

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>OE</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	$V_{CCB}$	$V_{CCA}$	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	$V_{CCB}$	$V_{CCA}$	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <del>OE</del>


(1) NC - No internal connection



## FUNCTION TABLE (EACH 8-BIT LATCH)


	INPUTS	OUTPUT	
OE	LE	Q	
L	Н	Н	Н
L	Н	L	L
L	L	X	$Q_0$
Н	X	Χ	Z


### LOGIC SYMBOL<sup>(1)</sup>



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### **LOGIC DIAGRAM (POSITIVE LOGIC)**





To Seven Other Channels



### Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
$V_{I}$	Input voltage range (2)		-0.5	4.6	V
Vo	Voltage range applied to any output in the high	n-impedance or power-off state (2)	-0.5	4.6	V
Vo	Voltage range applied to any output in the high	n or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	·		±50	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance (4)	DGV package		58	°C/W
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51.

www.ti.com

### Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
.,	Complexialtage	Operating	1.4	3.6	V
$V_{CC}$	Supply voltage	Data retention only	1.2		V
		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub>		
		V <sub>CC</sub> = 1.4 V to 1.6 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V <sub>CC</sub> = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 1.2 V		GND	
		V <sub>CC</sub> = 1.4 V to 1.6 V		0.35 × V <sub>CC</sub>	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
		V <sub>CC</sub> = 3 V to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
.,	Output valtage	Active state	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	3-state	0	3.6	V
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2	
	Static high-level output current (2)	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	A
I <sub>OHS</sub>	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA
		V <sub>CC</sub> = 3 V to 3.6 V		-12	
		V <sub>CC</sub> = 1.4 V to 1.6 V		2	
	Chatia lavel and autout annual (2)	V <sub>CC</sub> = 1.65 V to 1.95 V		4	A
I <sub>OLS</sub>	Static low-level output current <sup>(2)</sup>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. Dynamic drive capability is equivalent to standard outputs with  $I_{OH}$  and  $I_{OL}$  of  $\pm 24$  mA at 2.5-V  $V_{CC}$ . See Figure 1 for  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA066, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	MIN TYP(1)	MAX	UNIT
		$I_{OHS} = -100 \mu\text{A}$		1.4 V to 3.6 V	V <sub>CC</sub> - 0.2		
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05		
$V_{OH}$		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2		V
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3		
		$I_{OLS} = 100 \mu A$		1.4 V to 3.6 V		0.2	
		$I_{OLS} = 2 \text{ mA},$	V <sub>IL</sub> = 0.49 V	1.4 V		0.4	
$V_{OL}$		$I_{OLS} = 4 \text{ mA},$	V <sub>IL</sub> = 0.57 V	1.65 V		0.45	V
		$I_{OLS} = 8 \text{ mA},$	V <sub>IL</sub> = 0.7 V	2.3 V		0.55	
		I <sub>OLS</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V		0.7	
I <sub>I</sub>		$V_I = V_{CC}$ or GND		3.6 V		±2.5	μΑ
I <sub>off</sub>		$V_I$ or $V_O = 3.6 \text{ V}$		0		±10	μΑ
l <sub>OZ</sub>		$V_O = V_{CC}$ or GND		3.6 V		±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V		40	μΑ
	Control innuts	V V or CND		2.5 V	3		
^	Control inputs	$V_I = V_{CC}$ or GND		3.3 V	3		F
Ci	Data innuta	V V as CND		2.5 V	2.5		pF
	Data inputs	$V_I = V_{CC}$ or GND		3.3 V	2.5		
<u></u>	Outouto	V V or CND		2.5 V	6.5		~F
C <sub>o</sub>	Outputs	$V_O = V_{CC}$ or GND		3.3 V	6.5		pF

<sup>(1)</sup> Typical values are measured at  $V_{CC}$  = 2.5 V and 3.3 V,  $T_A$  = 25°C.

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

		V <sub>CC</sub> = 1.2 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high					2.2		2		1.8		ns
$t_{su}$	Setup time, data before LE↓	1.7		1.2		1.1		0.9		0.8		ns
t <sub>h</sub>	Hold time, data after LE↓	2		1.1		1.1		1.1		1		ns

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	D	Q	5.8	1.2	6.8	1	5.7	0.8	3.3	0.7	2.8	20
t <sub>pd</sub>	LE	Q	7.2	1.4	8.3	1.1	6.6	0.8	4	0.7	3.2	ns
t <sub>en</sub>	ŌĒ	Q	7.4	1.6	8.8	1.6	6.7	1.4	4.3	0.7	3.4	ns
t <sub>dis</sub>	ŌĒ	Q	8.4	2.5	9.4	2.3	7.8	1.3	4.2	1.2	3.9	ns

Submit Documentation Feedback



www.ti.com


### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	$C_1 = 0$ . $f = 10 \text{ MHz}$	40	43	47	ρF
Cpd	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	20	22	24	рг



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 \text{ V AND } 1.5 \text{ V } \pm 0.1 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq 2 \ ns$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZI</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 4. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 5. Load Circuit and Voltage Waveforms

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74AVC16373DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16373
SN74AVC16373DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16373
SN74AVC16373DGGRG4	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16373
SN74AVC16373DGGRG4.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16373
SN74AVC16373DGVR	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA373
SN74AVC16373DGVR.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA373
SN74AVC16373DGVRG4	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA373
SN74AVC16373DGVRG4.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA373

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16373DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16373DGGRG4	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16373DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AVC16373DGVRG4	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com 24-Jul-2025



### \*All dimensions are nominal

7 and an order of the first and the first an							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16373DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74AVC16373DGGRG4	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74AVC16373DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0
SN74AVC16373DGVRG4	TVSOP	DGV	48	2000	353.0	353.0	32.0

### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated