


# 低功耗, 1.8/2.5/3.3V 输入, 3.3V CMOS 输出, 单路 施密特触发器缓冲栅极

查询样品: **SN74AUP1T50**

## 特性

- 单电源电压转换器
- 输出电平高达电源 **V<sub>CC</sub>CMOS** 电平
  - **1.8V 至 3.3V** (**V<sub>CC</sub>**=3.3V 时)
  - **2.5V 至 3.3V** (**V<sub>CC</sub>**=3.3V 时)
  - **1.8V 至 2.5V** (**V<sub>CC</sub>**=2.5V 时)
  - **3.3V 至 2.5V** (**V<sub>CC</sub>**=2.5V 时)
- 施密特触发器输入抑制输入噪声并提供更佳的输出信号完整性
- **I<sub>关断</sub>**支持部分断电 (**V<sub>CC</sub>**=0)
- 极低静态功耗:  
**0.1µA**
- 极低动态功耗:  
**0.9µA**
- 锁断性能超过 **100mA** (符合 **JESD 78**, II 类规范的要求)
- 提供无铅封装: **SC-70 (DCK)**  
**2mm x 2.1mm x 0.65mm** (高度 **1.1mm**)

- 更多栅极选项请见[www.ti.com/littlelogic](http://www.ti.com/littlelogic)
- 静电放电 (ESD) 性能测试符合 **JESD 22** 标准
  - **2000V** 人体模型 (A114-B, II 类)
  - **1000V** 充电器件模型 (C101)



## 说明/订购信息

SN74AUP1T50 执行布尔函数 **Y=A**, 此函数指定用于逻辑电平转换应用, 此类应用的输出以电源 **V<sub>CC</sub>**为基准。

AUP 技术是行业最低功耗逻辑技术, 此技术设计用于扩展运行中的电池寿命。所有接受 **1.8V LVC MOS** 信号的输入电平, 同时由一个单 **3.3V** 或 **2.5V** **V<sub>CC</sub>**电源供电运行。该产品还可以保持出色的信号完整性 (请见Figure 1 和Figure 2)。

**2.3V 至 3.6V** 的宽 **V<sub>CC</sub>**范围有可能实现开关输出电平连接至外部控制器或处理器。

施密特触发器输入 (正负输入转换之间的  $\Delta V_T=210mV$ ) 改进了开关转换期间的抗扰度, 这对于模拟混合模式设计十分有用。施密特触发器输入抑制输入噪声、确保输出信号的完整性并可实现慢输入信号转换。

**I<sub>关断</sub>**特性可实现省电条件 (**V<sub>CC</sub>**=0V), 这在便携式和移动应用中十分重要。当 **V<sub>CC</sub>**=0V 时, 介于 **0V** 至 **3.6V** 范围内的信号可被施加到器件的输入和输出上。在这些条件下, 不会对器件造成损坏。

SN74AUP1T50 被设计成具有优化的 **4mA** 电流驱动能力以减少由高驱动输出导致的线路反射、过冲和下冲。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### FUNCTION TABLE

INPUTS (Lower Level Input)	OUTPUT ( $V_{CC}$ CMOS)
A	Y
H	H
L	L



### Supply $V_{CC} = 2.3\text{ V to }2.7\text{ V (2.5 V)}$

INPUTS $V_{T+}$ max = $V_{IH}$ min $V_{T-}$ min = $V_{IL}$ max		OUTPUT CMOS
A	B	Y
$V_{IH} = 1.1\text{ V}$		$V_{OH} = 1.85\text{ V}$
$V_{IL} = 0.35\text{ V}$		$V_{OL} = 0.45\text{ V}$

### Supply $V_{CC} = 3\text{ V to }3.6\text{ V (3.3 V)}$

INPUTS $V_{T+}$ max = $V_{IH}$ min $V_{T-}$ min = $V_{IL}$ max		OUTPUT CMOS
A	B	Y
$V_{IH} = 1.19\text{ V}$		$V_{OH} = 2.55\text{ V}$
$V_{IL} = 0.5\text{ V}$		$V_{OL} = 0.45\text{ V}$

### LOGIC DIAGRAM (SCHMITT-TRIGGER BUFFER GATE)



† Single, dual, and triple gates

Figure 1. AUP – The Lowest-Power Family






Figure 2. Excellent Signal Integrity



**Figure 3. Typical Design Examples**



**Figure 4. Switching Thresholds for 1.8-V to 3.3-V Translation**

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>CC</sub>	Supply voltage range	–0.5	4.6	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	–0.5	4.6	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	–0.5	4.6	V
V <sub>O</sub>	Output voltage range in the high or low state <sup>(2)</sup>	–0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	–50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	–50	mA
I <sub>O</sub>	Continuous output current		±20	mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(3)</sup>	DCK package	259	°C/W
T <sub>stg</sub>	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

**RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V	–3.1	mA
		V <sub>CC</sub> = 3 V	–4	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V	3.1	mA
		V <sub>CC</sub> = 3 V	4	
T <sub>A</sub>	Operating free-air temperature	–40	85	°C

- (1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT		
			MIN	TYP	MAX	MIN	MAX			
$V_{T+}$ Positive-going input threshold voltage		2.3 V to 2.7 V	0.6	1.1	0.6	0.6	1.1	V		
		3 V to 3.6 V	0.75	1.16	0.75	0.75	1.19			
$V_{T-}$ Negative-going input threshold voltage		2.3 V to 2.7 V	0.35	0.6	0.35	0.35	0.6	V		
		3 V to 3.6 V	0.5	0.85	0.5	0.5	0.85			
$\Delta V_T$ Hysteresis ( $V_{T+} - V_{T-}$ )		2.3 V to 2.7 V	0.23	0.6	0.1	0.1	0.6	V		
		3 V to 3.6 V	0.25	0.56	0.15	0.15	0.56			
$V_{OH}$	$I_{OH} = -20 \mu A$	2.3 V to 3.6 V	$V_{CC} - 0.1$		$V_{CC} - 0.1$			V		
	$I_{OH} = -2.3 mA$	2.3 V	2.05		1.97					
	$I_{OH} = -3.1 mA$		1.9		1.85					
	$I_{OH} = -2.7 mA$	3 V	2.72		2.67					
	$I_{OH} = -4 mA$		2.6		2.55					
$V_{OL}$	$I_{OL} = 20 \mu A$	2.3 V to 3.6 V	0.1		0.1			V		
	$I_{OL} = 2.3 mA$	2.3 V	0.31		0.33					
	$I_{OL} = 3.1 mA$		0.44		0.45					
	$I_{OL} = 2.7 mA$	3 V	0.31		0.33					
	$I_{OL} = 4 mA$		0.44		0.45					
$I_I$	All inputs	$V_I = 3.6 V$ or GND	0 V to 3.6 V	0.1		0.5		$\mu A$		
$I_{off}$		$V_I$ or $V_O = 0 V$ to 3.6 V	0 V	0.1		0.5		$\mu A$		
$\Delta I_{off}$		$V_I$ or $V_O = 3.6 V$	0 V to 0.2 V	0.2		0.5		$\mu A$		
$I_{CC}$		$V_I = 3.6 V$ or GND, $I_O = 0$	2.3 V to 3.6 V	0.5		0.9		$\mu A$		
$\Delta I_{CC}$	One input at 0.3 V or 1.1 V, Other inputs at 0 or $V_{CC}$ , $I_O = 0$	2.3 V to 2.7 V			4			$\mu A$		
	One input at 0.45 V or 1.2 V, Other inputs at 0 or $V_{CC}$ , $I_O = 0$	3 V to 3.6 V			12					
$C_i$	$V_I = V_{CC}$ or GND	3.3 V	1.5					$pF$		
$C_o$	$V_O = V_{CC}$ or GND	3.3 V	3					$pF$		

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 2.5 V \pm 0.2 V$ ,  $V_I = 1.8 V \pm 0.15 V$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	1.8	2.3	2.9	0.5	6.8	ns
			10 pF	2.3	2.8	3.4	1	7.9	
			15 pF	2.6	3.1	3.8	1	8.7	
			30 pF	3.8	4.4	5.1	1.5	10.8	

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 2.5 V \pm 0.2 V$ ,  $V_I = 2.5 V \pm 0.2 V$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	1.8	2.3	3.1	0.5	6	ns
			10 pF	2.2	2.8	3.5	1	7.1	
			15 pF	2.6	3.2	5.2	1	7.9	
			30 pF	3.7	4.4	5.2	1.5	10	

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 2.5 V \pm 0.2 V$ ,  $V_I = 3.3 V \pm 0.3 V$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	2	2.7	3.5	0.5	5.5	ns
			10 pF	2.4	3.1	3.9	1	6.5	
			15 pF	2.8	3.5	4.3	1	7.4	
			30 pF	4	4.7	5.5	1.5	9.5	

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 3.3 V \pm 0.3 V$ ,  $V_I = 1.8 V \pm 0.15 V$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	1.6	2	2.5	0.5	8	ns
			10 pF	2	2.4	2.9	1	8.5	
			15 pF	2.3	2.8	3.3	1	9.1	
			30 pF	3.4	3.9	4.4	1.5	9.8	

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 3.3 V \pm 0.3 V$ ,  $V_I = 2.5 V \pm 0.2 V$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	1.6	1.9	2.4	0.5	5.3	ns
			10 pF	2	2.3	2.7	1	6.1	
			15 pF	2.3	2.7	3.1	1	6.8	
			30 pF	3.4	3.8	4.2	1.5	8.5	

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_I = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted)  
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L$	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	5 pF	1.6	2.1	2.7	0.5	4.7	ns
			10 pF	2	2.4	3	1	5.7	
			15 pF	2.3	2.7	3.3	1	6.2	
			30 pF	3.4	3.8	4.4	1.5	7.8	


## OPERATING CHARACTERISTICS

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$	$V_{CC} = 3.3\text{ V}$	UNIT
		TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10\text{ MHz}$	4	5	pF


## PARAMETER MEASUREMENT INFORMATION

From Output  
Under Test



LOAD CIRCUIT

	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$
$C_L$	5, 10, 15, 30 pF	5, 10, 15, 30 pF
$V_{MI}$	$V_I/2$	$V_I/2$
$V_{MO}$	$V_{CC}/2$	$V_{CC}/2$



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ , slew rate  $\geq 1 \text{ V/ns}$ .
  - C. The outputs are measured one at a time, with one transition per measurement.
  - D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 5. Load Circuit and Voltage Waveforms

## REVISION HISTORY

Changes from Original (October 2012) to Revision A	Page
• 更新文档以匹配 SN74AUP1T17 .....	1

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AUP1T50DCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	U35
SN74AUP1T50DCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	U35
SN74AUP1T50DCKRG4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U35
SN74AUP1T50DCKRG4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U35

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1T50DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74AUP1T50DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1T50DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
SN74AUP1T50DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0


# PACKAGE OUTLINE

DCK0005A



SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司