


## 具有三态输出的单通道缓冲器/驱动器

查询样品: [SN74AUC1G240](#)

### 特性

- 采用德州仪器的 **NanoFree™** 封装
- 专为 **1.8V** 工作电压而优化并具有 **3.6V I/O** 的电压容忍范围, 旨在支持混合模式信号操作
- $I_{off}$  支持部分断电模式操作
- 可在低于 **1V** 的电压下操作
- 最大  $t_{pd}$  为 **2.5ns** (在 **1.8V** 时)
- 低功耗: **10µA** 最大  $I_{cc}$
- **±8mA** 输出驱动 (在 **1.8V** 时)
- 高速操作 (典型)
  - **350 Mhz at 2.5 V**
  - **300 Mhz at 1.8 V**
  - **250 Mhz at 1.5 V**
  - **100 Mhz at 0.8 V**
- 锁断性能超过 **100mA** (符合 **JESD 78 Class II** 规范的要求)
- **ESD** 保护等级超过 **JESD 22** 标准的要求
  - **2000-V** 人体模型 (A114-A)
  - **200-V** 机器模型 (A115-A)
  - **1000 V** 充电器件模型 (C101)



See mechanical drawings for dimensions.

### 说明/订购信息

该总线缓冲器门电路虽然专门针对 **1.65V** 至 **1.95V**  $V_{CC}$  工作范围而特别设计, 但可以在 **0.8V** 至 **2.7V**  $V_{CC}$  的范围内工作。

**SN74AUC1G240** 是一款具有一个三态输出的单通道线路驱动器。当输出使能 ( $\overline{OE}$ ) 输入为高电平时, 输出被停用。

为了确保上电或断电期间的高阻抗状态,  $\overline{OE}$  应通过一个上拉电阻器连接至  $V_{CC}$ ; 该电阻器的最小值由驱动器的电流吸收能力来决定。

**NanoFree™** 封装技术是 IC 封装概念的一项重大突破, 它将硅晶片用作封装。

该器件的技术规格针对采用  $I_{off}$  的部分断电应用而全面拟订。 $I_{off}$  电路负责停用输出, 从而可防止破坏性的电流在其断电时通过器件回流。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

## 订购信息

TA	封装 <sup>(1)</sup>		可订购部件号	正面标记 <sup>(2)</sup>
–40°C 至 85°C	NanoFree™ – W-CSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	3000 卷带	SN74AUC1G240YZPR	---_UK_
	SOT (SOT-23) – DBV	3000 卷带	SN74AUC1G240DBVR	U40_
	SOT (SC-70) – DCK	3000 卷带	SN74AUC1G240DCKR	UK_

(1) 封装图示、标准包装数量、散热数据、符号以及 PCB 设计指南: [www.ti.com/sc/package](http://www.ti.com/sc/package)。


(2) DBV / DCK: 实际的顶端标记具有一个用于标明装配/测试场所的附加字符。

YZP: 实际的顶端标记具有3个用于表示年、月和序列码的前置字符, 以及1个用于标明装配/测试场所的后置字符。

## FUNCTION TABLE

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

## LOGIC DIAGRAM (POSITIVE LOGIC)

Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	3.6	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	3.6	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	3.6	V
V <sub>O</sub>	Output voltage range <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_I < 0$		-50 mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$		-50 mA
I <sub>O</sub>	Continuous output current			±20 mA
Continuous current through V <sub>CC</sub> or GND			±100 mA	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DBV package		206 °C/W
		DCK package		252 °C/W
		YZP package		132 °C/W
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

**Recommended Operating Conditions<sup>(1)</sup>**

			<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
$V_{CC}$	Supply voltage		0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8\text{ V}$	$V_{CC}$		V
		$V_{CC} = 1.1\text{ V to }1.95\text{ V}$	$0.65 \diamond V_{CC}$		
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7		
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8\text{ V}$	0		V
		$V_{CC} = 1.1\text{ V to }1.95\text{ V}$	$0.35 \diamond V_{CC}$		
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7		
$V_I$	Input voltage		0	3.6	V
$V_O$	Output voltage		0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8\text{ V}$	-0.7		mA
		$V_{CC} = 1.1\text{ V}$	-3		
		$V_{CC} = 1.4\text{ V}$	-5		
		$V_{CC} = 1.65\text{ V}$	-8		
		$V_{CC} = 2.3\text{ V}$	-9		
$I_{OL}$	Low-level output current	$V_{CC} = 0.8\text{ V}$	0.7		mA
		$V_{CC} = 1.1\text{ V}$	3		
		$V_{CC} = 1.4\text{ V}$	5		
		$V_{CC} = 1.65\text{ V}$	8		
		$V_{CC} = 2.3\text{ V}$	9		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 0.8\text{ V to }1.6\text{ V}$	20		ns/V
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	10		
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	3		
$T_A$	Operating free-air temperature		-40	85	°C

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 µA				0.8 V to 2.7 V	V <sub>CC</sub> – 0.1			V
	I <sub>OH</sub> = -0.7 mA				0.8 V		0.55		
	I <sub>OH</sub> = -3 mA				1.1 V		0.8		
	I <sub>OH</sub> = -5 mA				1.4 V		1		
	I <sub>OH</sub> = -8 mA				1.65 V		1.2		
	I <sub>OH</sub> = -9 mA				2.3 V		1.8		
V <sub>OL</sub>	I <sub>OL</sub> = 100 µA				0.8 V to 2.7 V		0.2		V
	I <sub>OL</sub> = 0.7 mA				0.8 V		0.25		
	I <sub>OL</sub> = 3 mA				1.1 V		0.3		
	I <sub>OL</sub> = 5 mA				1.4 V		0.4		
	I <sub>OL</sub> = 8 mA				1.65 V		0.45		
	I <sub>OL</sub> = 9 mA				2.3 V		0.6		
I <sub>I</sub>	A or $\overline{OE}$ input	V <sub>I</sub> = V <sub>CC</sub> or GND			0 to 2.7 V		±5	µA	
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V			0		±10	µA	
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND			2.7 V		±10	µA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND,	I <sub>O</sub> = 0		0.8 V to 2.7 V		10	µA	
C <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND			2.5 V		2.5	pF	
C <sub>O</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND			2.5 V		5.5	pF	

(1) All typical values are at T<sub>A</sub> = 25°C.

## Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT	
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.5	0.6	3.3	0.7	2.2	0.6	1	1.7	0.4	1.4	ns
t <sub>en</sub>	$\overline{OE}$	Y	5.5	0.7	4.1	0.5	2.6	0.5	1.2	1.9	0.5	1.6	ns
t <sub>dis</sub>	$\overline{OE}$	Y	5	1.5	4.3	0.9	4.1	1.2	2.3	3.3	0.8	2.3	ns

## Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.5	1.5	2.5	0.8	1.7	ns
t <sub>en</sub>	$\overline{OE}$	Y	0.7	1.6	2.6	0.6	1.9	ns
t <sub>dis</sub>	$\overline{OE}$	Y	2	2.4	3.1	0.8	1.7	ns

## Operating Characteristics

T<sub>A</sub> = 25°C





<b>PARAMETER</b>		<b>TEST CONDITIONS</b>	<b>V<sub>CC</sub> = 0.8 V</b>	<b>V<sub>CC</sub> = 1.2 V</b>	<b>V<sub>CC</sub> = 1.5 V</b>	<b>V<sub>CC</sub> = 1.8 V</b>	<b>V<sub>CC</sub> = 2.5 V</b>	<b>UNIT</b>	
			<b>TYP</b>	<b>TYP</b>	<b>TYP</b>	<b>TYP</b>	<b>TYP</b>		
<b>C<sub>pd</sub></b>	Power dissipation capacitance	<b>f</b> = 10 MHz	14	14	14	14	15	<b>pF</b>	
	Outputs enabled		1	1	1	1	2		

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{cc}$
$t_{PHZ}/t_{PZH}$	GND

$V_{cc}$	$C_L$	$R_L$	$V_A$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74AUC1G240DBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U40R
<a href="#">SN74AUC1G240DBVR.B</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U40R
<a href="#">SN74AUC1G240DCKR</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	(UK5, UKR)
<a href="#">SN74AUC1G240DCKR.B</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(UK5, UKR)

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC1G240DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUC1G240DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC1G240DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUC1G240DCKR	SC70	DCK	5	3000	180.0	180.0	18.0


## **PACKAGE OUTLINE**

**DBV0005A**



## **SOT-23 - 1.45 mm max height**

## SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.
  4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
  5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# PACKAGE OUTLINE

DCK0005A



SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司