www.ti.com

## SN74AUC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

DGG OR DGV PACKAGE

SCES403E-JULY 2002-REVISED APRIL 2007

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t<sub>nd</sub> of 2.8 ns at 1.8 V
- Low Power Consumption, 20-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# DESCRIPTION/ORDERING INFORMATION

This 16-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{\rm CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{\rm CC}$  operation.

The SN74AUC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

(TOP VIEW) 48 1 1CLK 10E 1 ከ 1D1 1Q1 **[**]2 47 1Q2 []3 46∏ 1D2 45 GND GND ∏4 1Q3 **[**]5 44**∏** 1D3 43 1D4 1Q4 **[**]6 42 VCC  $V_{CC}$ 41**∏** 1D5 1Q5 1Q6 🛮 9 40**∏** 1D6 39 GND GND 10 38 1D7 1Q7 🛮 11 37 1D8 1Q8 🛮 12 2Q1 [13 36∏ 2D1 35 2D2 2Q2 []14 15 34 GND GND [ 33 7 2D3 2Q3 **∏**16 2Q4 [] 17 32 2D4 18 31 \ V<sub>CC</sub> V<sub>CC</sub> 30 2D5 2Q5 [] 19 29 2D6 2Q6 []20 GND []21 28 GND 2Q7 [ 22 27 1 2D7 26 2D8 2Q8 []23 25 1 2CLK 2<del>0E</del> **1**24

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	(1)(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP - DGG	Reel of 2000	SN74AUC16374DGGR	AUC16374
-40°C to 85°C	TVSOP - DGV	Reel of 2000	SN74AUC16374DGVR	MH374
	VFBGA – ZQL	Reel of 1000	SN74AUC16374ZQLR	MH374

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **GQL PACKAGE** (TOP VIEW) 3 4 5 0000000 000000 В 000000 С 000000 D Ε $\bigcirc$ F 000000G 600000 Н 000000000000 Κ

## TERMINAL ASSIGNMENTS(1)


	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2CLK


(1) NC - No internal connection


# FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	<b>↑</b>	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	X	Χ	Z

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**







To Seven Other Channels



## SN74AUC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES403E-JULY 2002-REVISED APRIL 2007

## Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	3.6	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	3.6	V
Vo	Voltage range applied to any output in the h	-0.5	3.6	V	
Vo	Output voltage range <sup>(2)</sup>		-0.5	$V_{CC} + 0.5$	V
$I_{IK}$	Input clamp current	V <sub>I</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current	Output clamp current $V_O < 0$			
Io	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance (3)	DGV package		58	°C/W
		GQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## **Recommended Operating Conditions**(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		0.8	2.7	V	
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		V <sub>CC</sub> = 0.8 V		0		
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
V <sub>I</sub>	Input voltage		0	3.6	V	
Vo	Output voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 0.8 V		-0.7		
		V <sub>CC</sub> = 1.1 V		-3		
$I_{OH}$	High-level output current	V <sub>CC</sub> = 1.4 V		<b>-</b> 5	mA	
		V <sub>CC</sub> = 1.65 V	V <sub>CC</sub> = 1.65 V			
		$V_{CC} = 2.3 \text{ V}$		-9		
		V <sub>CC</sub> = 0.8 V		0.7		
		V <sub>CC</sub> = 1.1 V		3		
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA	
		V <sub>CC</sub> = 1.65 V		8		
		V <sub>CC</sub> = 2.3 V		9		
Δt/Δν	Input transition rise or fall rate	,		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## SN74AUC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES403E-JULY 2002-REVISED APRIL 2007



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT			
	$I_{OH} = -100 \mu A$	0.8 V to 2.7 V	V <sub>CC</sub> - 0.1				
	$I_{OH} = -0.7 \text{ mA}$	0.8 V	0.55				
\/	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8	V			
V <sub>OH</sub>	$I_{OH} = -5 \text{ mA}$	1.4 V	1	V			
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8				
	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V	0.2	0.2			
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25				
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I <sub>OL</sub> = 3 mA	1.1 V	0.3	V			
V <sub>OL</sub>	I <sub>OL</sub> = 5 mA	1.4 V	0.4	V			
	I <sub>OL</sub> = 8 mA	1.65 V	0.45				
	I <sub>OL</sub> = 9 mA	2.3 V	0.6				
I <sub>I</sub> All inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V	±5	μΑ			
I <sub>off</sub>	$V_I$ or $V_O = 2.7 \text{ V}$	0	±10	μΑ			
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	2.7 V	±10	μΑ			
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V	20	μΑ			
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3	pF			
C <sub>o</sub>	$V_O = V_{CC}$ or GND	2.5 V	5	pF			

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

## **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.	V <sub>CC</sub> = 1.2 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT	
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	85		250		250	·	250		250	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.4	1.2		0.7		0.6		0.6		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.1	0.4		0.4		0.4		0.4		ns

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	_	-	_	-	-	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.	1.5 V .1 V		<sub>C</sub> = 1.8 : 0.15 \		V <sub>CC</sub> = ± 0.		UNIT
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX						
f <sub>max</sub>			85	250		250		250			250		MHz					
t <sub>pd</sub>	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns					
t <sub>en</sub>	ŌĒ	Q	7	1.2	5.3	0.8	3.6	8.0	1.5	2.9	0.7	2.2	ns					
t <sub>dis</sub>	ŌĒ	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns					



## SN74AUC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP **WITH 3-STATE OUTPUTS**

SCES403E-JULY 2002-REVISED APRIL 2007

## Operating Characteristics<sup>(1)</sup>


 $T_A = 25^{\circ}C$ 

	PARAMETER	!	TEST	$V_{CC} = 0.8 \text{ V}$	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			CONDITIONS	TYP TYP TYP		TYP	TYP	TYP	J
C <sub>pd</sub> (each output) <sup>(2)</sup>	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \; f_{data} = 5 \; MHz, \\ 1 \; f_{clk} = 10 \; MHz, \\ 1 \; f_{out} = 5 \; MHz, \\ \overline{OE} = GND, \\ C_L = 0 \; pF \end{array}$	24	24	24.1	26.2	31.2	pF
$C_{pd(Z)}$	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \; f_{data} = 5 \; \text{MHz}, \\ 1 \; f_{clk} = 10 \; \text{MHz}, \\ f_{out} = \text{not} \\ \text{switching}, \\ \overline{\text{OE}} = V_{CC}, \\ C_L = 0 \; \text{pF} \end{array}$	7.5	7.5	8	9.4	13.2	pF
C <sub>pd</sub> (each clock) <sup>(3)</sup>	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \; f_{data} = 0 \; \text{MHz}, \\ 1 \; f_{clk} = 10 \; \text{MHz}, \\ f_{out} = \text{not} \\ \text{switching}, \\ \overline{\text{OE}} = V_{\text{CC}}, \\ C_{L} = 0 \; \text{pF} \end{array}$	13.8	13.8	14	14.7	17.5	pF

Total device  $C_{pd}$  for multiple (n) outputs switching and (y) clocks inputs switching = {n \*  $C_{pd}$  (each output)} + {y \*  $C_{pd}$  (each clock)}  $C_{pd}$  (each output) is the  $C_{pd}$  for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its  $I_{CC}$  component has been subtracted out).  $C_{pd}$  (each clock) is the  $C_{pd}$  for the clock circuitry only as it operates at 10 MHz.




#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CC</sub>	CL	R <sub>L</sub>	$oldsymbol{V}_\Delta$
0.8 V	15 pF	<b>2 k</b> Ω	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(.)	(=)			(0)	(4)	(5)		(0)
SN74AUC16374DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16374
SN74AUC16374DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16374
SN74AUC16374DGVR	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH374
SN74AUC16374DGVR.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH374

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Jul-2025

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUC16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 19-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC16374DGGR	TSSOP	DGG	48	2000	356.0	356.0	45.0
SN74AUC16374DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated