SN74ALVCH373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES116H-JULY 1997-REVISED OCTOBER 2004

FEATURES

- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DGV, DW, OR PW PACKAGE (TOP VIEW) OE [20 ∏ V_{CC} 1Q 🛮 2 19 **| 8Q** 1D 18 N 8D 3 17 | 7D 2D 2Q 16**∏** 7Q П 5 3Q **∏** 6 15 **∏** 6Q 3D 14 🛮 6D **П**7 П 8 4D 13 **[**] 5D 12 **∏** 5Q 4Q 9 **GND** 11 ∏ LE

DESCRIPTION/ORDERING INFORMATION

This octal transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube	SN74ALVCH373DW	ALVCH373
	30IC - DW	Tape and reel	SN74ALVCH373DWR	ALVON3/3
-40°C to 85°C	TSSOP - PW	Tape and reel	SN74ALVCH373PWR	VB373
-40 C to 65 C	TVSOP - DGV	Tape and reel	SN74ALVCH373DGVR	VB373
	VFBGA - GQN	Tana and real	SN74ALVCH373GQNR	VD272
	VFBGA - ZQN (Pb-free)	Tape and reel	SN74ALVCH373ZQNR	VB373

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES116H-JULY 1997-REVISED OCTOBER 2004



GQN OR ZQN PACKAGE (TOP VIEW)




TERMINAL ASSIGNMENTS

	1	2	3	4
Α	1Q	ŌĒ	V _{CC}	8Q
В	2D	7D	1D	8D
С	3Q	2Q	6Q	7Q
D	4D	5D	3D	6D
Е	GND	4Q	LE	5Q

FUNCTION TABLE (each latch)

	INPUTS							
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	X	Q ₀					
Н	Χ	X	Z					

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGV, DW, and PW packages.



SCES116H-JULY 1997-REVISED OCTOBER 2004

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range (2)(3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
		DGV package		92	
0	Deales as the small instantial and (4)	DW package		58	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	GQN/ZQN package		78	°C/VV
		PW package		83	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
	Input voltage Output voltage	V _{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage	·	0	V _{CC}	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 1.65 V		-4	
	High lavel autout august	V _{CC} = 2.3 V		-12	A
I _{OH}	High-level output current	V _{CC} = 2.7 V	-12		mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
	Laur laural autaust ausmant	V _{CC} = 2.3 V	12		mA
l _{OL}	Low-level output current	V _{CC} = 2.7 V	12		
	Low-level output current V Input transition rise or fall rate	V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate			5	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVCH373 **OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS**





ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1) MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3 V	2		
V_{OH}			2.3 V	1.7		V
		I _{OH} = -12 mA	2.7 V	2.2		
			3 V	2.4		
		$I_{OH} = -24 \text{ mA}$	3 V	2		
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
		I _{OL} = 4 mA	1.65 V		0.45	
.,		I _{OL} = 6 mA	2.3 V		0.4	\ /
V_{OL}		1 40 4	2.3 V		0.7	V
		I _{OL} = 12 mA	2.7 V		0.4	
		I _{OL} = 24 mA	3 V		0.55	
I _I		$V_{I} = V_{CC}$ or GND	3.6 V		±5	μΑ
		V _I = 0.58 V	1.65 V	25		
		V _I = 1.07 V	1.65 V	-25		
		V _I = 0.7 V	2.3 V	45		
I _{I(hold)}		V _I = 1.7 V	2.3 V	-45		μΑ
, ,		V _I = 0.8 V	3 V	75		
		V _I = 2 V	3 V	-75		
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500	
l _{OZ}		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I _{CC}		$V_1 = V_{CC}$ or GND, $I_O = 0$	3.6 V		20	μΑ
ΔI_{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μΑ
	Control inputs	V V STOND	0.01/	4.5	5	
C _i	Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V	į	5	pF
C _o	Outputs	$V_O = V_{CC}$ or GND	3.3 V	7.5	5	pF

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{w}	Pulse duration, LE high	3.8		3.3		3.3		3.3		ns
t_{su}	Setup time, data before LE↓	1.3		0.5		0.5		0.5		ns
t _h	Hold time, data after LE↓	0.5		1.3		1.7		1.2		ns

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to





SCES116H-JULY 1997-REVISED OCTOBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT		V _{CC} = ± 0.1	= 1.8 V V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	D	Q	1.7	6.3	1	4		4	1	3.6	20
^L pd	LE	Q	2	6.1	1	3.8		3.7	1	3.3	ns
t _{en}	ŌĒ	Q	3.4	8.3	1.9	5.4		5.4	1.6	4.8	ns
t _{dis}	ŌĒ	Q	1.6	7	1	4.4		4.4	1	4.4	ns


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP			
_	Power dissipation	Outputs enabled	C 0 f 10 MHz	31	33	37	~F	
C_{pd}	capacitance per latch Outputs disabled		$C_L = 0$, $f = 10 MHz$	7	7	9	pF	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V	INPUT		V	v	•	В	V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$V_{\!\scriptscriptstyle \Delta}$
1.8 V ± 0.15 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74ALVCH373DGVR	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB373
SN74ALVCH373DGVR.B	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB373
SN74ALVCH373DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH373
SN74ALVCH373DW.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH373
SN74ALVCH373DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH373
SN74ALVCH373DWR.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH373
SN74ALVCH373PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB373
SN74ALVCH373PWR.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VB373

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH373DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ALVCH373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALVCH373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH373DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74ALVCH373DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74ALVCH373PWR	TSSOP	PW	20	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH373DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALVCH373DW.B	DW	SOIC	20	25	507	12.83	5080	6.6



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated