

DGG OR DL PACKAGE

(TOP VIEW)

SCES035G-JULY 1995-REVISED OCTOBER 2004

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 10-bit flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

The flip-flops of the SN74ALVCH16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or the high-impedance state. In the high-impedance state, the outputs neither load drive the bus lines significantly. nor The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{cc} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(10	r vii	_**)	
10E 1Q1 1Q2 GND 2Q1 2Q2 V _{CC} 3Q1 3Q2 4Q1 GND 4Q2	$\begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 12 \\ 12 \\ 12 \\ 10 \\ 11 \\ 12 \\ 12$	σ	55 54 53 52 51 50 49 48 47 46]CLK]D1]NC]GND]D2]NC]D3]NC]D4]GND]NC
	9			_
	9			_
V_{CC}	3		50]V _{CC}
	-			
	_			
				_
4Q2	4] NC
5Q1	13			D5
5Q2				
6Q1 6Q2	15			D6 NC
7Q1	17			
GND	18			GND
7Q2	19]NC
8Q1	20			D8 [
8Q2	21			
V _{CC}	22		35	_ ~~
9Q1 9Q2	23			D9 NC
GND	25			GND
10Q1	125			
10Q2	27		30	E
2 <mark>0E</mark>	28		29]NC

NC - No internal connection

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH16820DL	ALVCH16820	
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCH16820DLR		
	TSSOP - DGG	Tape and reel	SN74ALVCH16820DGGR	ALVCH16820	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.


SCES035G-JULY 1995-REVISED OCTOBER 2004



FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
n <mark>OE⁽¹⁾</mark>	CLK	D	Qn ⁽¹⁾
L	Ŷ	н	Н
L	\uparrow	L	L
L	L	Х	Q ₀
Н	Х	Х	Z

(1) n = 1, 2



LOGIC DIAGRAM (POSITIVE LOGIC)

To Nine Other Channels



SCES035G-JULY 1995-REVISED OCTOBER 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾		-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50		
I _O	Continuous output current	Continuous output current				
	Continuous current through each V_{CC} or GND			±100	mA	
0	$\mathbf{D}_{\mathbf{r}}$ also as the result increasing (4)	DGG package		64	0000	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		56	°C/W	
T _{stg}	Storage temperature range	Storage temperature range				

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-12	mA
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-12	
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		12	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES035G-JULY 1995-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARA	AMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNI	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
		I _{OH} = -4 mA	1.65 V	1.2				
		I _{OH} = -6 mA	2.3 V	2				
V _{OH}			2.3 V	1.7			V	
	$ H = \frac{1}{10000000000000000000000000000000000$	2.2						
			3 V	2.4				
	$\begin{array}{c} & I_{OH} = -100 \ \mu A \\ \hline I_{OH} = -4 \ mA \\ \hline I_{OH} = -6 \ mA \\ \hline I_{OH} = -6 \ mA \\ \hline I_{OH} = -12 \ mA \\ \hline I_{OL} = 100 \ \mu A \\ \hline I_{OL} = 100 \ \mu A \\ \hline I_{OL} = 4 \ mA \\ \hline I_{OL} = 6 \ mA \\ \hline I_{OL} = 6 \ mA \\ \hline I_{OL} = 24 \ mA \\ \hline I_{OL} = 12 \ mA \\ \hline I_{OL} = 24 \ mA \\ \hline I_{OL} = 12 \ mA \\ \hline I_{OL} = 12 \ mA \\ \hline I_{OL} = 24 \ mA \\ \hline I_{OL} = 0.58 \ V \\ \hline V_{I} = 0.7 \ V \\ \hline V_{I} = 0 \ to \ 3.6 \ V^{(2)} \\ \hline V_{I} = V_{CC} \ or \ GND \\ \hline C $	I _{OH} = -24 mA	3 V	2				
		I _{OL} = 100 μA	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0.2				
V _{OL}		I _{OL} = 4 mA	1.65 V			0.45		
		I _{OL} = 6 mA	2.3 V			0.4		
		1 10	2.3 V			0.7	V	
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
I _I		$V_1 = V_{CC}$ or GND	3.6 V			±5	μA	
		1.65 V	25					
		V ₁ = 1.07 V	1.65 V	-25				
		V ₁ = 0.7 V	2.3 V	45				
I _{I(hold)}		V ₁ = 1.7 V	2.3 V	-45			μA	
、		V ₁ = 0.8 V	3 V	75				
		V ₁ = 2 V	3 V	-75				
		$V_1 = 0$ to 3.6 V ⁽²⁾	3.6 V			±500		
l _{oz}		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
l _{cc}			3.6 V			40	μA	
ΔI _{CC}			3 V to 3.6 V			750	μA	
C	ontrol inputs		2.2.1/	3.5			_	
C _i Di	ata inputs	$v_1 = v_{CC}$ or GND	3.3 V		6		pF	
	utputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF	

IEXAS

TRUMENTS www.ti.com

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 1.8 V		V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = 2.7 V		V_{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		(1)		150		150		150	MHz	
t _w	Pulse duration, CLK high or low	(1)		3.3		3.3		3.3		ns	
t _{su}	Setup time, data before CLK↑	(1)		1.7		1.8		1.4		ns	
t _h	Hold time, data after CLK [↑]	(1)		1.1		1.1		1		ns	

(1) This information was not available at the time of publication.



SCES035G-JULY 1995-REVISED OCTOBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO	V _{CC} = 1	I.8 V	V _{CC} = 2 ± 0.2	2.5 V : V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	8.3 V V	UNIT
		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
t _{pd}	CLK	Q		(1)	1	5.9		5.5	1	4.8	ns
t _{en}	OE	Q		(1)	1	6.4		6.1	1	5	ns
t _{dis}	OE	Q		(1)	1	5.7		5	1	4.5	ns


(1) This information was not available at the time of publication.


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAM	TED	TEST CONDITIONS	V _{CC} = 1.8 V	V_{CC} = 2.5 V	V_{CC} = 3.3 V	UNIT	
				TYP	TYP	TYP	UNIT	
C	Power dissipation	All outputs enabled	C = 50 pc f = 10 MHz	(1)	60	63	~F	
C _{pd}	capacitance	All outputs disabled	C _L = 50 pF, f = 10 MHz	(1)	38	46	– p⊢	

(1) This information was not available at the time of publication.






TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

IEXAS RUMENTS

www.ti.com


Γ	N.	INPUT		V	v	<u>^</u>	Р	V	
	V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	C∟	RL	V_{Δ}	
	1.8 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V	
	2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V	
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
	3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74ALVCH16820DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16820
SN74ALVCH16820DGGR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16820

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16820DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All	dimensions	are	nominal
------	------------	-----	---------


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16820DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated