

DGG OR DL PACKAGE

SCES046G-JULY 1995-REVISED OCTOBER 2004

### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### DESCRIPTION

This 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

	(TOP VI	EW	)
			h
OEA	1	56	OE2B
LE1B	2	55	LEA2B
2B3 [	3	54	2B4
GND [	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
Vcc	7	50	Vcc
A1 [	8	49	2B7
A2 [	9	48	2B8
A3 [	10	47	2B9
GND [	11	46	] GND
A4 [	12	45	2B10
A5 [	13	44	2B11
A6 [	14	43	2B12
A7 [	15	42	] 1B12
A8 [	16	41	] 1B11
A9 [	17	40	] 1B10
GND [	18	39	GND
A10 [	19	38	] 1B9
A11 [	20	37	] 1B8
A12 [	21	36	] 1B7
V <sub>CC</sub> [	22	35	]v <sub>cc</sub>
1B1 [	23	34	] 1B6
1B2 [	24	33	] 1B5
GND [	25	32	] GND
1B3 [	26	31	] 1B4
LE2B	27	30	LEA1B
SEL [	28	29	OE1B
			•

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16260 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC are trademarks of Texas Instruments.

SCES046G-JULY 1995-REVISED OCTOBER 2004



### **FUNCTION TABLES**

### B TO A ( $\overline{OEB} = H$ )


	INPUTS										
1B	2B	SEL	LE1B	LE2B	OEA	Α					
Н	Х	Н	Н	Х	Г	Н					
L	Х	Н	Н	Х	L	L					
Х	Х	Н	L	Х	L	A <sub>0</sub>					
Х	Н	L	Х	Н	L	Н					
Х	L	L	Х	Н	L	L					
Х	Х	L	Х	L	L	A <sub>0</sub>					
Х	Х	Х	Х	Х	Н	Z					


# A TO B (OEA = H)

		OUTI	PUTS			
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
н	Н	L	L	L	н	2B <sub>0</sub>
L	Н	L	L	L	L	2B <sub>0</sub>
н	L	Н	L	L	1B <sub>0</sub>	Н
L	L	Н	L	L	1B <sub>0</sub>	L
Х	L	L	L	L	1B <sub>0</sub>	2B <sub>0</sub>
Х	Х	Х	Н	Н	Z	Z
Х	Х	Х	L	Н	Active	Z
Х	Х	Х	Н	L	Z	Active
Х	Х	Х	L	L	Active	Active



SCES046G-JULY 1995-REVISED OCTOBER 2004





To 11 Other Channels

SCES046G-JULY 1995-REVISED OCTOBER 2004

# 

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
V		Except I/O ports <sup>(2)</sup>	-0.5	4.6	V
VI	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	v
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or G	GND		±100	mA
0	$\mathbf{D}_{\mathbf{r}}$ also so the sum of $\mathbf{r}_{\mathbf{r}}$ and $\mathbf{r}_{\mathbf{r}}$	DGG package		81	0000
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		74	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51.

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$		
$V_{\text{IH}}$	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage	· · ·	0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
	Lich lovel output ourrest	V <sub>CC</sub> = 2.3 V		-12	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Low lovel entroit entroit	V <sub>CC</sub> = 2.3 V		12	0
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES046G-JULY 1995-REVISED OCTOBER 2004

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -4 mA	1.65 V	1.2		
	I <sub>OH</sub> = -6 mA	2.3 V	2		
V <sub>OH</sub>		2.3 V	1.7		V
	I <sub>OH</sub> = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I <sub>OH</sub> = -24 mA	3 V	2		
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 4 mA	1.65 V		0.45	
	I <sub>OL</sub> = 6 mA	2.3 V		0.4	V
V <sub>OL</sub>	1. 10 1	2.3 V		0.7	V
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	
	I <sub>OL</sub> = 24 mA	3 V		0.55	
I <sub>I</sub>	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μΑ
	V <sub>I</sub> = 0.58 V	1.65 V	25		
	V <sub>I</sub> = 1.07 V	1.65 V	-25		
	V <sub>I</sub> = 0.7 V	2.3 V	45		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45		μA
	V <sub>I</sub> = 0.8 V	3 V	75		
	V <sub>1</sub> = 2 V	3 V	-75		
	V <sub>I</sub> = 0 to 3.6 V <sup>(2)</sup>	3.6 V		±500	
I <sub>OZ</sub> <sup>(3)</sup>	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA
I <sub>cc</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μΑ
Δl <sub>CC</sub>	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA
C <sub>i</sub> Control input	s $V_I = V_{CC}$ or GND	3.3 V	3.5		pF
C <sub>io</sub> A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V	9		pF

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.

### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

		V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 8 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	(1)		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B	(1)		1.4		1.1		1.1		ns
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B	(1)		1.6		1.9		1.5		ns

(1) This information was not available at the time of publication.

SCES046G-JULY 1995-REVISED OCTOBER 2004

### TEXAS INSTRUMENTS www.ti.com

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	B or A	(1)	1	5.4		5.1	1.2	4.3	
t <sub>pd</sub>	LE	A or B	(1)	1	5.6		5.2	1	4.4	ns
	SEL	A	(1)	1	6.9		6.6	1.1	5.6	
t <sub>en</sub>	OE	A or B	(1)	1	6.7		6.4	1	5.4	ns
t <sub>dis</sub>	OE	A or B	(1)	1	5.7		5	1.3	4.6	ns

(1) This information was not available at the time of publication.

## **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 


	PARAME	TER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
~	Power dissipation	All outputs enabled		(1)	37	41	~F
Cpd	capacitance	All outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	4	7	рF

(1) This information was not available at the time of publication.

### TEXAS INSTRUMENTS www.ti.com

## SN74ALVCH16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS


SCES046G-JULY 1995-REVISED OCTOBER 2004



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms





TEXAS IRUMENTS

www.ti.com


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH} \, \text{and} \, t_{PHL}$  are the same as  $t_{pd}.$

#### Figure 2. Load Circuit and Voltage Waveforms



SCES046G-JULY 1995-REVISED OCTOBER 2004



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns. t<sub>f</sub> ≤ 2.5 ns.

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 3. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ALVCH16260DGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16260
SN74ALVCH16260DGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16260
SN74ALVCH16260DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16260
SN74ALVCH16260DL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16260

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16260DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16260DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0

### TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH16260DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ALVCH16260DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated