www.ti.com

SN74ALVC164245-EP 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

FEATURES DGG OR DL PACKAGE Controlled Baseline (TOP VIEW) - One Assembly/Test Site, One Fabrication 48 10E 1DIR [1B1 ∏ 2 47∏ 1A1 **Enhanced Diminishing Manufacturing** 1B2**∏**3 46 ¶ 1A2 Sources (DMS) Support GND ∏ 4 45 GND **Enhanced Product-Change Notification** 1B3 **∏** 5 44 1 1A3 Qualification Pedigree(1) 43 1A4 1B4 [Member of the Texas Instruments Widebus™ (3.3 V, 5 V) V_{CCB} 42 V_{CCA} (2.5 V, 3.3 V) **Family** 1В5 Г 8 41 **1** 1A5 Max t_{pd} of 5.8 ns at 3.3 V 1B6 40**∏** 1A6 GND [] 10 39 GND ±24-mA Output Drive at 3.3 V 1B7 [11 38**∏** 1A7 Control Inputs VIH/VIL Levels Are Referenced 1B8 **∏** 12 37 T 1A8 to V_{CCA} Voltage 2B1 **1** 13 36 2A1 Latch-Up Performance Exceeds 250 mA Per 2B2 [35 2A2 14 JESD 17 GND **1**5 34 GND (1) Component qualification in accordance with JEDEC and 2B3 **1** 16 33 7 2A3 industry standards to ensure reliable operation over an 32 1 2A4 2B4 **∏** 17 extended temperature range. This includes, but is not limited 31 V_{CCA} (2.5 V, 3.3 V) to, Highly Accelerated Stress Test (HAST) or biased 85/85, (3.3 V, 5 V) V_{CCB} 18 temperature cycle, autoclave or unbiased HAST, 2B5 **1** 19 30 2A5 electromigration, bond intermetallic life, and mold compound 2B6 **1**20 29 2A6 life. Such qualification testing should not be viewed as justifying use of this component beyond specified GND [21 28**∏** GND performance and environmental limits. 27 1 2A7 2B7 **∏** 22 2B8 **∏** 23 26 2A8 2DIR [25 20E

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V_{CCB} , which is set to operate at 3.3 V and 5 V. A port has V_{CCA} , which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses. The control circuitry (1DIR, 2DIR, $\overline{10E}$, and $\overline{20E}$) is powered by V_{CCA} .

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Reel of 1000	CALVC164245IDLREP	ALVC164245
40°C to 95°C	TSSOP - DGG	Reel of 2000	CALVC164245IDGGREP	ALVC164245
–40°C to 85°C	VFBGA – GQL	Dool of 1000	CALVC164245IGQLREP	VC4245ED
	VFBGA – ZQL (Pb-free)	Reel of 1000	CALVC164245IZQLREP	VC4245EP
–55°C to 125°C	TSSOP – DGG	Reel of 2000	CALVC164245MDGGREP	C164245MEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.





GQL OR ZQL PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	$\left(\right.$		\bigcirc					`
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc			\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
K		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	~							/

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CCB}	V _{CCA}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CCB}	V_{CCA}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 OE

(1) NC - No internal connection


FUNCTION TABLE (EACH 8-BIT SECTION)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation





LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DL packages.

Absolute Maximum Ratings(1)

over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Cumply valtage range		-0.5	4.6	V
V_{CCB}	Supply voltage range		-0.5	6	V
		Except I/O ports (2)	-0.5	6	
VI	Input voltage range	I/O port A ⁽³⁾	-0.5	V _{CCA} + 0.5	V
		I/O port B ⁽²⁾	-0.5	V _{CCB} + 0.5	
I _{IK}	Input clamp current	V _I < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

This value is limited to 6 V maximum.

This value is limited to 4.6 V maximum.

The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Recommended Operating Conditions(1)

for V_{CCB} at 3.3 V and 5 V

			MIN	MAX	UNIT
V_{CCB}	Supply voltage		3	5.5	V
V_{IH}	High-level input voltage		2		V
1/	Low level input veltage	V _{CCB} = 3 V to 3.6 V		0.7	V
V_{IL}	Low-level input voltage	$V_{CCB} = 4.5 \text{ V to } 5.5 \text{ V}$		0.8	V
V_{IB}	Input voltage				V
V_{OB}	Output voltage		0	V_{CCB}	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
т	Operating free air temperature	CALVC16245I		85	°C
T _A	Operating free-air temperature CALVC16245M		-55	125	30

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

for V_{CCA} at 2.5 V and 3.3 V

			MIN	MAX	UNIT	
V_{CCA}	Supply voltage		2.3	3.6	V	
V	High lovel input voltage	V _{CCA} = 2.3 V to 2.7 V	1.7		V	
V _{IH}	High-level input voltage	V _{CCA} = 3 V to 3.6 V	2		V	
V	Low lovel input veltage	V _{CCA} = 2.3 V to 2.7 V		0.7	V	
V _{IL}	Low-level input voltage	V _{CCA} = 3 V to 3.6 V		0.8	V	
V_{IA}	Input voltage				V	
V_{OA}	Output voltage		0	V_{CCA}	V	
	$V_{CCA} = 2.3 \text{ V}$			-18	A	
I _{OH}	High-level output current	V _{CCA} = 3 V		-24	mA	
	Law book outside comment	V _{CCA} = 2.3 V		18	^	
I _{OL}	Low-level output current	V _{CCA} = 3 V		24	mA	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
т	Operating free air temperature	CALVC16245I	-40	85	°C	
T _A	Operating free-air temperature CALVC16		-55	125	ı °C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range for V_{CCA} = 2.7 V to 3.6 V and V_{CCB} = 4.5 V to 5.5 V (unless otherwise noted)

D4.D		TEST CONDITIONS		.,	CALV	C164245I	CALVO	164245M	I	
PARA	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽¹⁾ MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
		I _{OH} = -100 μA	2.7 V to 3.6 V		V _{CC} - 0.2		V _{CC} - 0.2			
	B to A	I _{OH} = -12 mA	2.7 V		2.2		2.2			
		10H = -12 111A	3 V		2.4		2.4			
V_{OH}		$I_{OH} = -24 \text{ mA}$	3 V		2		2			V
		I _{OL} = 100 μA		4.5 V	4.3		4.3			
	A to B	ΙΟΣ = 100 μΑ		5.5 V	5.3		5.3			
	7 10 5	I _{OL} = 24 mA		4.5 V	3.7		3.7			
		10L - 24 111A		5.5 V	4.7		4.7			
	D	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2			0.2	
	B to A	I _{OL} = 12 mA	2.7 V			0.4			0.4	
V_{OL}		I _{OL} = 24 mA	3 V			0.55			0.55	V
VOL	A to B	I _{OL} = 100 μA		4.5 V to 5.5 V		0.2			0.2	
	ALOB	I _{OL} = 24 mA		4.5 V to 5.5 V		0.55			0.55	
I _I	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V		±5			±5	μА
I _{OZ} ⁽²⁾	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V		±10			±10	μА
I _{CC}		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	5.5 V	5.5 V		40			40	μА
Δl _{CC} ⁽³)	One input at $V_{CCA}/V_{CCB} - 0.6 \text{ V}$, Other inputs at V_{CCA}/V_{CCB} or GND	3 V to 3.6 V	4.5 V to 5.5 V		750			750	μА
C _i	Control inputs	$V_{I} = V_{CCA}/V_{CCB}$ or GND	3.3 V	5 V		6.5		6.5		pF
C _{io}	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	3.3 V	3.3 V		8.5		8.5		pF

All typical values are at $V_{CCA} = 3.3 \text{ V}$ and $V_{CCB} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated V_{CC} .



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range for V_{CCA} = 2.3 V to 2.7 V and V_{CCB} = 3 V to 3.6 V (unless otherwise noted)

DAD	A MACTED	TEST CONDITIONS	V	V	CALVC164245I	CALVC164245M	UNIT
PARA	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN MAX	MIN MAX	UNII
		$I_{OH} = -100 \mu A$	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCA} - 0.2	V _{CCA} - 0.2	
	B to A	$I_{OH} = -8 \text{ mA}$	2.3 V	3 V to 3.6 V	1.7	1.7	
V_{OH}		$I_{OH} = -12 \text{ mA}$	2.7 V	3 V to 3.6 V	1.8	1.8	V
	A to D	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCB} - 0.2	V _{CCB} - 0.2	
	A to B	I _{OL} = 18 mA	2.3 V to 2.7 V	3 V	2.2	2.2	
	B to A	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	0.2	0.2	
.,		I _{OL} = 12 mA	2.3 V	3 V to 3.6 V	0.6	0.6	V
V _{OL}	A to B	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	0.2	0.2	V
	A to B	I _{OL} = 18 mA	2.3 V	3 V	0.55	0.55	
I _I	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V	±5	±5	μΑ
I _{OZ} ⁽¹⁾	A or B port	$V_O = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V	±10	±10	μΑ
I _{CC}		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	2.3 V to 2.7 V	3 V to 3.6 V	20	40	μА
Δl _{CC} ⁽²	2)	One input at $V_{CCA}/V_{CCB} - 0.6 \text{ V}$, Other inputs at V_{CCA}/V_{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V	750	750	μА

 ⁽¹⁾ For I/O ports, the parameter I_{OZ} includes the input leakage current.
 (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated $V_{\text{CC}}. \\$



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

				CALVC16245I			
PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5			
PARAMETER	(INPUT)		V _{CCA} = 2.5 V ± 0.2 V	V _{CCA} = 2.7 V	V_{CCA} = 3.3 V \pm 0.3 V		UNIT
			MIN MAX	MIN MAX	MIN	MAX	
4	А	В	7.6	5.9	1	5.8	
t _{pd}	В	Α	7.6	6.7	1.2	5.8	ns
t _{en}	ŌĒ	В	11.5	9.3	1	8.9	ns
t _{dis}	ŌĒ	В	10.5	9.2	2.1	9.5	ns
t _{en}	ŌĒ	A	12.3	10.2	2	9.1	ns
t _{dis}	ŌĒ	A	9.3	9	2.9	8.6	ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

				CALVC16245M			
DADAMETER	FROM	TO (OUTPUT)	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5			
PARAMETER	(INPUT)		V _{CCA} = 2.5 V ± 0.2 V	V _{CCA} = 2.7 V	V _{CCA} = 3.3 V ± 0.3 V		UNIT
			MIN MAX	MIN MAX	MIN	MAX	
4	Α	В	8.6	6.9	1	6.8	
t _{pd}	В	Α	8.6	7.7	1.2	6.8	ns
t _{en}	ŌĒ	В	12.5	10.3	1	9.9	ns
t _{dis}	ŌĒ	В	11.5	10.2	2.1	10.5	ns
t _{en}	ŌĒ	Α	14.5	11.2	2	10.1	ns
t _{dis}	ŌĒ	Α	11.3	11	2.9	10.6	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	$V_{CCB} = 3.3 \text{ V}$ $V_{CCA} = 2.5 \text{ V}$ TYP	$V_{CCB} = 5 V$ $V_{CCA} = 3.3 V$ TYP	UNIT
		Outputs enabled (B)	$C_1 = 50 \text{ pF}, f = 10 \text{ MHz}$	55	56	
_	Power dissipation capacitance	Outputs disabled (B)	C _L = 50 pr, T = 10 MHZ	27	6	nE
C _{pd}	rower dissipation capacitance	Outputs enabled (A)	C 50 °F \$ 10 MHz	118	56	pF
		Outputs disabled (A)	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	58	6	

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005



Power-Up Considerations(1)

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie \overline{OE} to V_{CCA} with a pullup resistor so that it ramps with V_{CCA} .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA} . Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

V_{CCA}/2

t_{PLZ}

– t_{PHZ}

V_{OL} + 0.3 V

V_{OH} - 0.3 V

 V_{CCA}

0 V


 ν_{CCB}

 V_{OLB}


V_{OHB}

0 V

PARAMETER MEASUREMENT INFORMATION V_{CCA} = 2.5 V \pm 0.2 V to V_{CCB} = 3.3 V \pm 0.3 V



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{CCB} = 6 V
t _{PHZ} /t _{PZH}	GND




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.


Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CCB} = 3.3 V \pm 0.3 V to V_{CCA} = 2.5 V \pm 0.2 V



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CCA}$
t _{PHZ} /t _{PZH}	GND




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, $Z_0 = 50 \,\Omega$, $t_r \le 2 \,$ ns, $t_f \le 2 \,$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

PARAMETER MEASUREMENT INFORMATION V_{CCA} = 3.3 V \pm 0.3 V to V_{CCB} = 5 V \pm 0.5 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CCB} = 5 V \pm 0.5 V to V_{CCA} = 2.7 V and 3.3 V \pm 0.3 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

74ALVC164245MDGG*EP Estimated Device Life at Elevated Temperatures Electromigration and Wirebond Voiding Fail Modes



A. Silicon operating life design goal is 10 years at 105°C junction temperature.

20-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CALVC164245IDGGREP	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245
CALVC164245IDLREP	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245
CALVC164245MDGGREP	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C164245MEP
V62/05612-01XE	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245
V62/05612-01YE	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245
V62/05612-02YE	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C164245MEP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

OTHER QUALIFIED VERSIONS OF SN74ALVC164245-EP:

● Catalog : SN74ALVC164245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CALVC164245IDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CALVC164245IDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
CALVC164245MDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CALVC164245IDGGREP	TSSOP	DGG	48	2000	356.0	356.0	45.0
CALVC164245IDLREP	SSOP	DL	48	1000	356.0	356.0	53.0
CALVC164245MDGGREP	TSSOP	DGG	48	2000	356.0	356.0	45.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated