- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
  - ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

These quadruple 2-line to 1-line data selectors/multiplexers are designed for 4.5-V to 5.5-V  $V_{CC}$  operation.


The 'AHCT158 devices feature a common strobe  $(\overline{G})$  input. When the strobe is high, all outputs are high. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The devices provide inverted data.

SN54AHCT158 . . . J OR W PACKAGE SN74AHCT158 . . . D, DB, DGV, N, NS, OR PW PACKAGE

SCLS348J - MAY 1996 - REVISED JULY 2003

			)
Ā/B [ 1A [ 1B [ 1Y [ 2A [ 2Y [ GND ]	1 2 3 4 5 6 7	16 15 14 13	] V <sub>CC</sub> ] G ] 4A ] 4B ] 4Y ] 3A ] 3B
GND [	8	9	] 3Y

#### SN54AHCT158 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	PDIP – N	Tube	SN74AHCT158N	SN74AHCT158N							
-40°C to 85°C	SOIC – D	Tube	SN74AHCT158D	AHCT158							
	3010 - 0	Tape and reel	SN74AHCT158DR	And 136							
	SOP – NS	Tape and reel	SN74AHCT158NSR	AHCT158							
40 0 10 00 0	SSOP – DB	Tape and reel	SN74AHCT158DBR	HB158							
	TSSOP – PW	Tube	SN74AHCT158PW	HB158							
	1330F - FW	Tape and reel	SN74AHCT158PWR	110130							
	TVSOP – DGV	Tape and reel	SN74AHCT158DGVR	HB158							
	CDIP – J	Tube	SNJ54AHCT158J	SNJ54AHCT158J							
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT158W	SNJ54AHCT158W							
	LCCC – FK	Tube	SNJ54AHCT158K	SNJ54AHCT158FK							

### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SCLS348J - MAY 1996 - REVISED JULY 2003

(4	FUNCTION TABLE (each data selector/multiplexer)												
	INPUTS OUTPUT												
G	Ā/B	Α	В	Y									
Н	Х	Х	Х	Н									
L	L	L	Х	н									
L	L	Н	Х	L									
L	Н	Х	L	н									
L	Н	Х	Н	L									

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.



SCLS348J - MAY 1996 - REVISED JULY 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2)	): D package DB package DGV package N package NS package	$\begin{array}{cccc} -0.5 \ V \ to \ 7 \ V \\ -0.5 \ V \ to \ V_{CC} \ + \ 0.5 \ V \\ -20 \ mA \\ \pm 20 \ mA \\ \pm 25 \ mA \\ \pm 50 \ mA \\ -50 \ mA \\ -50 \ mA \\ -120^{\circ}C/W \\ -120^{\circ}C/W \\ -120^{\circ}C/W \\ -64^{\circ}C/W \\ -64^{\circ}C/W \end{array}$
Storage temperature range, T <sub>stg</sub>	PW package	108°C/W
Storage tomperatore range, istg		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		SN54AH	CT158	SN74AH	CT158	UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	Ŋ	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	Vcc	0	VCC	V
ЮН	High-level output current	JUG	-8		-8	mA
IOL	Low-level output current	701	8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall time	9	20		20	ns/V
ТĄ	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS348J - MAY 1996 - REVISED JULY 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C			SN54AHCT158		SN74AHCT158		UNIT	
FARAWETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Maria	I <sub>OH</sub> = -50 μA	451	4.4	4.5		4.4		4.4		V	
VOH	I <sub>OH</sub> = –8 mA	4.5 V	3.94			3.8	ĬV.	3.8		V	
Max	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V	
VOL	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	v	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1	4	±1*		±1	μA	
ICC	$V_{I} = V_{CC} \text{ or GND},  I_{O} = 0$	5.5 V			2	nc	20		20	μA	
∆lcc‡	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35	PhO	1.5		1.5	mA	
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<b>₄ = 25°C</b>	;	SN54AH	CT158	SN74AHCT158		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	A or B	Y	Ci - 15 pE		4.1**	6.4**	1**	7.5**	1	7.5	20	
<sup>t</sup> PHL	AUB	Ī	C <sub>L</sub> = 15 pF		4.1**	6.4**	1**	7.5**	1	7.5	ns	
<sup>t</sup> PLH	Ā/B	Y	C 15 pE		5.3**	8.1**	1**	9.5**	1	9.5	ns	
<sup>t</sup> PHL	A/B	T	C <sub>L</sub> = 15 pF		5.3**	8.1**	1**	9.5**	1	9.5	115	
<sup>t</sup> PLH	G	Y	Ci - 15 pE		5.6**	8.6**	1**	10**	1	10	20	
<sup>t</sup> PHL	G	Ĭ	CL = 15 pF	0L = 13 pi		5.6**	8.6**	1**	10**	1	10	ns
<sup>t</sup> PLH	A or B	Y	$C_{1} = 50 \text{ pF}$		5.6	8.7	1	10.8	1	9.8	ns	
<sup>t</sup> PHL	AUB	T	C <sub>L</sub> = 50 pF		5.6	8.7	G.	10.8	1	9.8	115	
<sup>t</sup> PLH	Ā/B	Y	$C_{\rm L} = 50  \rm pE$		6.8	10.4	Q1	13.2	1	12	ns	
<sup>t</sup> PLH	A/B		C <sub>L</sub> = 50 pF		6.8	10.4	<b>a</b> 1	13.2	1	12	115	
<sup>t</sup> PLH	G	Y	$C_{\rm L} = 50  \rm pE$		7.1	11	1	13.5	1	12	-	
<sup>t</sup> PHL		r r	C <sub>L</sub> = 50 pF		7.1	11	1	13.5	1	12	ns	

\*\* On products compliant to MIL-PRF-38535, this parameter is not production tested.


### noise characteristics $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER	SN7	4AHCT1	58	UNIT
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>			-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V


NOTE 4: Characteristics are for surface-mount packages only.




SCLS348J - MAY 1996 - REVISED JULY 2003



PARAMETER MEASUREMENT INFORMATION



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.





#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHCT158D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT158
SN74AHCT158D.A	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT158
SN74AHCT158PW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	HB158
SN74AHCT158PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB158
SN74AHCT158PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB158

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74AHCT158PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHCT158PWR	TSSOP	PW	16	2000	353.0	353.0	32.0	

### TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT158D	D	SOIC	16	40	507	8	3940	4.32
SN74AHCT158D.A	D	SOIC	16	40	507	8	3940	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# **PW0016A**



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




# PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated