

SNx4ACT244 具有三态输出的八路缓冲器和驱动器

1 特性

- 4.5V 至 5.5V V_{CC} 运行
- 输入电压高达 5.5V
- 5V 时, t_{pd} 最大值为 9.5ns
- 输入与 TTL 兼容
- 对于符合 MIL-PRF-38535 标准的产品, 所有参数均经过测试, 除非另有说明。对于所有其他产品, 生产流程不一定包含对所有参数的测试。

2 应用

- LED 显示屏
- 服务器和电信
- 开关网络

3 说明



这些 SNx4ACT244 八通道缓冲器和驱动器专门设计用于提高三态存储器地址驱动器、时钟驱动器以及总线导向接收器和发送器的性能和密度。

SNx4ACT244 器件配置为两个具有独立输出使能 ($\overline{OE}$) 输入的 4 位缓冲器和驱动器。当 $\overline{OE}$ 为低电平时, 该器件将来自 A 输入的同相数据传输到 Y 输出。当 $\overline{OE}$ 为高电平时, 输出处于高阻态。

器件信息

器件型号	额定值	封装 ⁽¹⁾
SN74ACT244	目录	DGS (VSSOP , 20)
		DB (SSOP , 20)
		DW (SOIC , 20)
		N (PDIP , 20)
		NS (SO , 20)
		PW (TSSOP , 20)
		RKS (VQFN , 20)
SN54ACT244	军用	J (CDIP , 20)
		W (CFP , 20)
		FK (LCCC , 20)

(1) 有关详细信息, 请参阅节 11。



逻辑图 (正逻辑)



Table of Contents

1 特性	1	7.3 Feature Description.....	10
2 应用	1	7.4 Device Functional Modes.....	10
3 说明	1	8 Application and Implementation	11
4 Pin Configuration and Functions	3	8.1 Application Information.....	11
5 Specifications	5	8.2 Typical Application.....	11
5.1 Absolute Maximum Ratings.....	5	8.3 Power Supply Recommendations.....	12
5.2 ESD Ratings.....	5	8.4 Layout.....	12
5.3 Recommended Operating Conditions.....	5	9 Device and Documentation Support	13
5.4 Thermal Information.....	6	9.1 Documentation Support.....	13
5.5 Electrical Characteristics.....	6	9.2 接收文档更新通知.....	13
5.6 Switching Characteristics.....	7	9.3 支持资源.....	13
5.7 Operating Characteristics.....	8	9.4 Trademarks.....	13
5.8 Typical Characteristics.....	8	9.5 静电放电警告.....	13
6 Parameter Measurement Information	9	9.6 术语表.....	13
7 Detailed Description	10	10 Revision History	13
7.1 Overview.....	10	11 Mechanical, Packaging, and Orderable Information	13
7.2 Functional Block Diagram.....	10		

4 Pin Configuration and Functions




图 4-1. SN54ACT244: J or W Packages, 20-Pin CDIP or CFP (Top View)




图 4-2. SN74ACT244: DGS, DB, DW, N, NS, or PW Packages, 20-Pin VSSOP SSOP, SOIC, PDIP, SO, or TSSOP (Top View)




图 4-3. SN54ACT244: FK Package 20-Pin LCCC (Top View)




图 4-4. SN74ACT244: RKS Packages, 20-Pin VQFN (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	1 OE	I	1 Active low Output enable
2	1A1	I	1A1 input
3	2Y4	O	2Y4 output
4	1A2	I	1A2 input
5	2Y3	O	2Y3 Output
6	1A3	I	1A3 input
7	2Y2	O	2Y2 Output
8	1A4	I	1A4 input
9	2Y1	O	2Y1 Output
10	GND	—	Ground
11	2A1	I	2A1 input
12	1Y4	O	1Y4 output
13	2A2	I	2A2 input
14	1Y3	O	1Y3 Output
15	2A3	I	2A3 input
16	1Y2	O	1Y2 Output
17	2A4	I	2A4 input
18	1Y1	O	1Y1 Output
19	2 OE	I	2 Active low Output enable

表 4-1. Pin Functions (续)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
20	V _{CC}	—	Power

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		– 0.5	7	V
V _I	Input voltage ⁽²⁾		– 0.5	V _{CC} + 0.5	V
V _O	Output voltage ⁽²⁾		– 0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0 or V _I > V _{CC}	±20		mA
I _{OK}	Output clamp current	V _O < 0 or V _O > V _{CC}	±20		mA
I _O	Continuous output current	V _O = 0 to V _{CC}	±50		mA
Continuous current through V _{CC} or GND			±200		mA
T _J	Absolute Maximum Junction Temperature		150		°C
T _{stg}	Storage temperature		– 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
SN74ACT244 in DW Package				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	
SN54ACT244 in J, W, DB, N, NS, PW, FK Packages				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage		0.8		V
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current		– 24		mA
I _{OL}	Low-level output current		24		mA
Δ t/ Δ v	Input transition rise or fall rate		8		ns/V
T _A	Operating free-air temperature	SN54ACT244	– 55	125	°C
		SN74ACT244	– 40	85	

(1) All unused inputs of the device must be held at V_{CC} or GND for proper device operation. See the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SNx4ACT244							UNIT
		DB (SSOP)	DGS (VSSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	RKS (VQFN)	
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	117.2	123.5	101.2	48.1	106.2	126.2	67.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	76.9	62.1	68.2	34.1	72	68.7	72.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	72.1	78.5	69.7	29	71.2	77.3	40.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	43.1	7.8	44.1	19.5	42.4	22.3	10.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	71.7	78.0	69.2	28.9	70.9	76.9	40.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	24.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = - 50 μ A	T _A = 25°C	4.5 V	4.4	4.49		V
		SN54ACT244		4.4			
		SN74ACT244		4.4			
		T _A = 25°C	5.5 V	5.4	5.49		
		SN54ACT244		5.4			
		SN74ACT244		5.4			
	I _{OH} = - 24 mA	T _A = 25°C	4.5 V	3.86			
		SN54ACT244		3.7			
		SN74ACT244		3.76			
		T _A = 25°C	5.5 V	4.86			
		SN54ACT244		4.7			
		SN74ACT244		4.76			
	I _{OH} = - 50 mA ⁽¹⁾	SN54ACT244	5.5 V	3.85			
	I _{OH} = - 75 mA ⁽¹⁾	SN74ACT244	5.5 V	3.85			

5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP	MAX	UNIT
V _{OL}	I _{OL} = 50 μ A	T _A = 25°C	4.5 V		0.001	0.1	V
		SN54ACT244				0.1	
		SN74ACT244				0.1	
		T _A = 25°C	5.5 V		0.001	0.1	
		SN54ACT244				0.1	
		SN74ACT244				0.1	
	I _{OL} = 24 mA	T _A = 25°C	4.5 V			0.36	
		SN54ACT244				0.5	
		SN74ACT244				0.44	
		T _A = 25°C	5.5 V			0.36	
		SN54ACT244				0.5	
		SN74ACT244				0.44	
	I _{OL} = 50 mA ⁽¹⁾	SN54ACT244	5.5 V			1.65	
	I _{OL} = 75 mA ⁽¹⁾	SN74ACT244	5.5 V			1.65	
I _{OZ}	V _O = V _{CC} or GND	T _A = 25°C	5.5 V			±0.25	μ A
		SN54ACT244				±5	
		SN74ACT244				±2.5	
I _I	V _I = V _{CC} or GND	T _A = 25°C	5.5 V			±0.1	μ A
		SN54ACT244				±1	
		SN74ACT244				±1	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	T _A = 25°C	5.5 V			4	μ A
		SN54ACT244				80	
		SN74ACT244				40	
Δ I _{CC} ⁽²⁾	One input at 3.4 V, Other inputs at GND or V _{CC}	T _A = 25°C	5.5 V		0.6		mA
		SN54ACT244				1.6	
		SN74ACT244				1.5	
C _I	V _I = V _{CC} or GND	T _A = 25°C	5 V		2.5		pF
C _O	V _I = V _{CC} or GND	T _A = 25°C	5 V		8		pF

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted) (see 图 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	Y	T _A = 25°C	2	6.5	9	ns
			SN54ACT244	1		10	
			SN74ACT244	1.5		10	
t _{PHL}			T _A = 25°C	2	7	9	
			SN54ACT244	1		10	
			SN74ACT244	1.5		10	

5.6 Switching Characteristics (续)

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see 图 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PZH}	OE	Y	T _A = 25°C	1.5	7	8.5	ns
			SN54ACT244	1		9.5	
			SN74ACT244	1		9.5	
t _{PZL}			T _A = 25°C	2	7	9.5	
			SN54ACT244	1		11	
			SN74ACT244	1.5		10.5	
t _{PHZ}	OE	Y	T _A = 25°C	2	8	9.5	ns
			SN54ACT244	1		11	
			SN74ACT244	1.5		10.5	
t _{PLZ}			T _A = 25°C	2.5	7.5	10	
			SN54ACT244	1		11.5	
			SN74ACT244	2		10.5	

5.7 Operating Characteristics

$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$	45	pF

5.8 Typical Characteristics







图 5-1. V_{OH} Vs I_{OH}

6 Parameter Measurement Information



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	Open



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one input transition per measurement.

图 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SNx4ACT244 devices are buffer drivers with separate output enable inputs. The active low output enable sets the output to high impedance when a logic high is applied. For the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram




图 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

The SNx4ACT244 devices are recommended for 4.5 V to 5.5-V V_{CC} range under normal operating conditions. The inputs are TTL compatible accepting 2-V minimum high at 5-V V_{CC} .

7.4 Device Functional Modes

表 7-1 lists the functions of the device.

表 7-1. Function Table (Each Buffer)

INPUTS		OUTPUT Y
$\overline{OE}$	A	
L	H	H
L	L	L
H	X	Hi-Z

8 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The SNx4ACT244 is high-drive buffer drivers providing 24-mA current drive per channel at nominal operating specifications. It can be used as LED driver with appropriate current-limiting resistors to ground or V_{CC} withing the device's and LEDs operating characteristics.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Typical LED driving application

8.2.1 Design Requirements

The pullup and pull-down current limiting resistors are chosen to operate within the LED and the SNx4ACT244 device operating specifications. A 1-k Ω resistor, limits the current to less than 5 mA at 5-V V_{CC} operation.

8.2.2 Detailed Design Procedure

- Recommended input conditions:
 - For the specified high and low levels See (V_{IH} and V_{IL}) in the [节 5.3](#).
 - Inputs are not overvoltage tolerant and must be limited to V_{CC} .
- Recommended output conditions:
 - Limit the output voltage to V_{CC} .
 - Choose the current-limiting resistor for the LED to limit the output current to I_O as per the [节 5.3](#).

8.2.3 Application Curve




图 8-2. V_{OL} vs I_{OL}

8.3 Power Supply Recommendations

The power supply may be any voltage between the MIN and MAX supply voltage rating located in the [节 5.3](#).

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for devices with a single supply. If there are multiple V_{CC} terminals, then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is permissible to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

8.4 Layout

8.4.1 Layout Guidelines

Inputs should not float when using multiple bit logic devices. In many cases, functions or parts of functions of digital logic devices are unused. Some examples include situations when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in the [图 8-3](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

8.4.2 Layout Example




图 8-3. Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#)

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision F (November 2023) to Revision G (March 2024) Page

- Updated R^θ JA values: DB = 94.1 to 117.2, DW = 58 to 101.2, NS = 60 to 106.2, PW = 83 to 126.2; Updated DB, DW, NS and PW packages for R^θ JC(top), R^θ JB, Ψ JT, Ψ JB, and R^θ JC(bot), all values in °C/W **6**

Changes from Revision E (July 2023) to Revision F (November 2023) Page

- 更新了 [器件信息](#) 表以包含额定值..... **1**
- 添加了 [DGS](#) 封装信息..... **1**

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8776001M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8776001M2A SNJ54ACT 244FK
5962-8776001MRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MR A SNJ54ACT244J
5962-8776001MSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MS A SNJ54ACT244W
5962-8776001SRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001SR A SNV54ACT244J
5962-8776001SRA.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001SR A SNV54ACT244J
5962-8776001SSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001SS A SNV54ACT244W
5962-8776001SSA.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001SS A SNV54ACT244W
SN74ACT244DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(ACT244, AD244)
SN74ACT244DBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(ACT244, AD244)
SN74ACT244DBR.B	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	(ACT244, AD244)
SN74ACT244DGSR	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CT244
SN74ACT244DGSR.A	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CT244
SN74ACT244DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	ACT244
SN74ACT244DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244DWR.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-45 to 125	ACT244
SN74ACT244DWRE4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244DWRG4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74ACT244N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT244N
SN74ACT244N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT244N
SN74ACT244NE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT244N
SN74ACT244NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244NSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244NSRG4	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT244
SN74ACT244PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 85	AD244
SN74ACT244PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	AD244
SN74ACT244PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD244
SN74ACT244PWRE4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD244
SN74ACT244PWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD244
SN74ACT244PWRG4.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD244
SN74ACT244RKSR	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-45 to 125	ACT244
SN74ACT244RKSR.A	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-45 to 125	ACT244
SNJ54ACT244FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8776001M2A SNJ54ACT 244FK
SNJ54ACT244FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8776001M2A SNJ54ACT 244FK
SNJ54ACT244J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MR A SNJ54ACT244J
SNJ54ACT244J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MR A SNJ54ACT244J
SNJ54ACT244W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MS A SNJ54ACT244W
SNJ54ACT244W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8776001MS A SNJ54ACT244W

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN54ACT244, SN54ACT244-SP, SN74ACT244 :

- Catalog : [SN74ACT244](#), [SN54ACT244](#)
- Automotive : [SN74ACT244-Q1](#), [SN74ACT244-Q1](#)
- Enhanced Product : [SN74ACT244-EP](#), [SN74ACT244-EP](#)
- Military : [SN54ACT244](#)
- Space : [SN54ACT244-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT244DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74ACT244DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74ACT244NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT244PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT244PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT244RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT244DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74ACT244DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74ACT244DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74ACT244NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74ACT244PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74ACT244PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74ACT244PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74ACT244RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-8776001M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8776001MSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-8776001SSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-8776001SSA.A	W	CFP	20	25	506.98	26.16	6220	NA
SN74ACT244N	N	PDIP	20	20	506	13.97	11230	4.32
SN74ACT244N.A	N	PDIP	20	20	506	13.97	11230	4.32
SN74ACT244NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ACT244FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT244FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT244W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54ACT244W.A	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4226367/A 10/2020

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. No JEDEC registration as of September 2020.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4226367/A 10/2020

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE





SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 16X

4226367/A 10/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



4214851/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT



DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214851/B 08/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RKS 20



VQFN - 1 mm max height

2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4222490/B 02/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222490/B 02/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
83% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222490/B 02/2021

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

GENERIC PACKAGE VIEW


FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4229370VA\


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.



4220724/A 05/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司