

FEATURES

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{\rm CC} = 5 \, V, \, \bar{T}_{\rm A} = 25^{\circ} \rm C$
- High-Impedance State During Power Up and **Power Down**
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

| | | W PACKAGE N, OR PW PACKAGE W) |
|---|----------------------------------|--|
| OE1 [A1 [A2 [A3 [A4 [A5 [| | 20] V _{cc} 19] OE2 18] Y1 17] Y2 16] Y3 15] Y4 |
| A6 [A7 [A8 [GND [| 7 8 9 10 | 14] Y5 13] Y6 12] Y7 11] Y8 |
| | T541FK (TOP VIE) (TOP VIE) | , |
| A3 3 4 A4 5 A5 6 A6 7 | 2 1 2 | 0 19 18 [Y1 17 [Y2 16 [Y3 15 [Y4 |

A7 8 Y5

14

9 10 11 12 13 A8 GND Y8

Υ6 У6

DESCRIPTION/ORDERING INFORMATION

The SN54ABT541 and SN74ABT541B octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

| T _A | P | ACKAGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|-----------------------|-----------------------|------------------|
| | PDIP – N | Reel of 1000 | SN74ABT541BN | SN74ABT541BN |
| | | Tube of 25 | SN74ABT541BDW | |
| | SOIC – DW | Reel of 2000 | SN74ABT541BDWR | ABT541B |
| –40°C to 85°C | SSOP – DB | Reel of 2000 | SN74ABT541BDBR | - AB541B |
| | 550P - DB | Reel of 2000 | SN74ABT541BDBRG4 | AD341D |
| | TSSOP – PW | Reel of 1050 | SN74ABT541BPW | - AB541B |
| | 1330F - FW | Reel of 2000 | SN74ABT541BPWR | AD341D |
| | CDIP – J | Reel of 1000 | SNJ54ABT541J | SNJ54ABT541J |
| –55°C to 125°C | CFP – W | Reel of 510 | SNJ54ABT541W | SNJ54ABT541W |
| | LCCC – FK | Reel of 2200 | SNJ54ABT541FK | SNJ54ABT541FK |

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC-IIB is a trademark of Texas Instruments.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT541B is characterized for operation from -40°C to 85°C.


| | INPUTS | OUTPUTS | |
|-----|--------|---------|---|
| OE1 | OE2 | Α | Y |
| L | L | L | L |
| L | L | н | н |
| н | х | Х | Z |
| Х | Н | Х | Z |

FUNCTION TABLE



ANSI/IEEE Std 91-1984 IEC and Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|-----|-------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Voltage range applied to any output in the high o | r power-off state | -0.5 | 5.5 | V |
| lo | Current into any output in the low state | SN54ABT541 | | 96 | 0 |
| | | SN74ABT541B | | 128 | mA |
| I _{IK} | Input clamp current | V ₁ < 0 | | -18 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| θ_{JA} | Package thermal impedance ⁽³⁾ | DB package | | 115 | |
| | | DW package | | 97 | °C/W |
| | | N package | | 67 | -0/00 |
| | | PW package | | 128 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

Recommended Operating Conditions⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

| | | SN54ABT5 | 41 | SN74ABT54 | 41B | UNIT |
|----------------------------|------------------------------------|----------|-----|-----------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| I _{OH} | High-level output current | | -24 | | -32 | mA |
| I _{OL} | Low-level output current | | 48 | | 64 | mA |
| Δt/Δv | Input transition rise or fall rate | | 5 | | 5 | ns/V |
| $\Delta t / \Delta V_{CC}$ | Power-up ramp rate | | | 200 | | μs/V |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54ABT541, SN74ABT541B **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006

ŧ, TEXAS INSTRUMENTS www.ti.com

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| DADAMETER | TEAT COND | TIONO | | T _A = 25° | С | SN54A | BT51 | SN74AB | T541B | |
|-------------------|---|--|------------------|---------------------------|---------------------|-------|--------------------|--------|-------|------|
| PARAMETER | TEST COND | TIONS | MIN | TYP ⁽¹⁾ | MAX | MIN | MAX | MIN | MAX | UNIT |
| V _{IK} | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| V _{OH} | V _{CC} = 4.5 V, | I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| | $V_{\rm CC} = 5 \rm V,$ | I _{OH} = -3 mA | 3 | | | 3 | | 3 | | V |
| | V _{CC} = 4.5 V, | I _{OH} = -24 mA | 2 | | | 2 | | | | v |
| | | I _{OH} = -32 mA | 2 ⁽²⁾ | | | | | 2 | | |
| V _{OL} | V _{CC} = 4.5 V, | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | VV |
| | | I _{OL} = 64 mA | | | 0.55 ⁽²⁾ | | | | 0.55 | vv |
| V _{hys} | | | | 100 | | | | | | mV |
| I _I | V _{CC} = 5.5 V, | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | | ±1 | μΑ |
| I _{OZPU} | $V_{\rm CC} = 0$ to 2.1 V, $V_{\rm O} = 0.5$ | V to 2.7 V, $\overline{OE} = X$ | | | ±50 ⁽³⁾ | | ±50 ⁽³⁾ | | ±50 | μΑ |
| I _{OZPD} | $V_{\rm CC} = 2.1 \text{ V to } 0, V_{\rm O} = 0.5$ | V to 2.7 V, $\overline{OE} = X$ | | | ±50 ⁽³⁾ | | ±50 ⁽³⁾ | | ±50 | μΑ |
| I _{OZH} | V _{CC} = 5.5 V, | V _O = 2.7 V | | | 10 | | 10 | | 10 | μΑ |
| I _{OZL} | V _{CC} = 5.5 V, | V _O = 0.5 V | | | -10 | | -10 | | -10 | μΑ |
| I _{off} | $V_{CC} = 0 V,$ | V _I or V _O ≤ 4.5 V | | | ±100 | | | | ±100 | μΑ |
| I _{CEX} | $V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V},$ | Outputs high | | | 50 | | | | 50 | μΑ |
| I _O | $V_{\rm CC} = 5.5 V^{(4)},$ | V _O = 2.5 V | -50 | -140 | -180 | -50 | -180 | -50 | -180 | mA |
| I _{CC} | V _{CC} = 5.5 V, | Outputs high | | 5 | 250 | | 250 | | 250 | μΑ |
| | $I_O = 0 V,$ $V_I = V_{CC} \text{ or GND}$ | Outputs low | | 22 | 30 | | 30 | | 30 | mA |
| | | Outputs disabled | | 1 | 250 | | 250 | | 250 | μA |
| ΔI_{CC} | V _{CC} = 5.5 V, | Outputs enabled | | | 1.5 | | 1.5 | | 1.5 | mA |
| | One input at 3.4 V, Other inputs at V _{CC} or | Outputs disabled | | | 50 | | 50 | | 50 | μΑ |
| | GND ⁽⁵⁾ | Control Inputs | | | 1.5 | | 1.2 | | 1.5 | mA |
| C _i | V _I = 2.5 V or 0.5 V | | | 3 | | | | | | pF |
| Co | V _O = 2.5 V or 0.5 V | | | 6 | | | | | | pF |

All typical values are at V_{CC} = 5 V.
 On products compliant to MIL-PRF-38535, this parameter does not apply.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Switching Characteristics, SN54ABT541

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | VCC = 5 V, TA = 25°C | | | | | | |
|------------------|---------|----------|-------------------------|-----|-----|-----|-----|----|--|
| | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | | |
| t _{PLH} | Α | V | 1 | 2.6 | 4.1 | 1 | 4.6 | 20 | |
| t _{PHL} | A | Ť | 1 | 2.9 | 4.2 | 1 | 4.7 | ns | |
| t _{PZH} | OE | v | 1.1 | 3.1 | 4.8 | 1.1 | 5.4 | | |
| t _{PZL} | UE | ř | 2.1 | 4.4 | 5.9 | 2.1 | 7 | ns | |
| t _{PHZ} | OE | v | 2.1 | 5.1 | 6.6 | 2.1 | 7.5 | 20 | |
| t _{PLZ} | UE | ř | 1.7 | 4.7 | 6.2 | 1.7 | 6.7 | ns | |

Switching Characteristics, SN74ABT541B

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | VCC = 5 V, TA = 25°C | | | | | UNIT |
|-----------------------------------|---------|----------|-------------------------|-----|-----|-----|-----|------|
| | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | |
| t _{PLH} | А | V | 1 | 2 | 3.2 | 1 | 3.9 | 20 |
| t _{PHL} | A | T | 1 | 2.6 | 3.5 | 1 | 3.9 | ns |
| t _{PZH} | OE | V | 2 | 3.5 | 4.5 | 2 | 4 | 20 |
| t _{PZL} | ÛE | T | 1.9 | 4 | 5.1 | 1.9 | 5.9 | ns |
| t _{PHZ} | ŌĒ | Y | 2.2 | 4.4 | 5.4 | 2.2 | 5.8 | 20 |
| t _{PLZ} | UE | ř | 1.5 | 3 | 4 | 1.5 | 4.4 | ns |
| t _{sk(o)} ⁽¹⁾ | | | | | 0.5 | | 0.5 | ns |


(1) Skew between any two outputs of the same package switching in the same direction.

SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006



PARAMETER MEASURMENT INFORMATION



- NOTES: A. C, includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω , t_r \leq 2.5 ns, t_r \leq 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|-----------------|-----------------------|--------------------|--------------------------------------|----------------------------|--------------|--|
| 5962-9471801Q2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9471801Q2A SNJ54 ABT541FK |
| 5962-9471801QRA | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9471801QR A SNJ54ABT541J |
| 5962-9471801QSA | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9471801QS A SNJ54ABT541W |
| SN74ABT541BDBR | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BDBR.B | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BDBRE4 | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BDBRG4 | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BDW | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BDW.B | Active | Production | SOIC (DW) 20 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BDWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BDWR.B | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BDWRE4 | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BDWRG4 | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BN | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74ABT541BN |
| SN74ABT541BN.B | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | SN74ABT541BN |
| SN74ABT541BNSR | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BNSR.B | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT541B |
| SN74ABT541BPW | Active | Production | TSSOP (PW) 20 | 70 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BPW.B | Active | Production | TSSOP (PW) 20 | 70 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BPWR | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BPWR.B | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |
| SN74ABT541BPWRE4 | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB541B |



| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|----------------|-----------------------|--------------------|--------------------------------------|-----------------------------------|--------------|--|
| SNJ54ABT541FK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9471801Q2A SNJ54 ABT541FK |
| SNJ54ABT541J | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9471801QR A SNJ54ABT541J |
| SNJ54ABT541W | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9471801QS A SNJ54ABT541W |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

OTHER QUALIFIED VERSIONS OF SN74ABT541B :

• Automotive : SN74ABT541B-Q1

Enhanced Product : SN74ABT541B-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ABT541BDBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABT541BDWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ABT541BNSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74ABT541BPWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABT541BDBR | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74ABT541BDWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ABT541BNSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ABT541BPWR | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 |

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

| *All dimensions are nominal |
|-----------------------------|
|-----------------------------|

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9471801Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9471801QSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74ABT541BDW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABT541BDW.B | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74ABT541BN | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT541BN.B | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT541BPW | PW | TSSOP | 20 | 70 | 530 | 10.2 | 3600 | 3.5 |
| SN74ABT541BPW.B | PW | TSSOP | 20 | 70 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54ABT541FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ABT541W | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated