SCBS216B - JUNE 1992 - REVISED JANUARY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

SN54ABT16821 . . . WD PACKAGE SN74ABT16821 . . . DGG OR DL PACKAGE (TOP VIEW)

		$\overline{}$		1
10E	[1	$\cup$	56	] 1CLK
1Q1	2		55	] 1D1
1Q2	<b>[</b> ]3		54	] 1D2
GND	[]4		53	GND
1Q3	[]5		52	] 1D3
1Q4	6		51	] 1D4
$V_{CC}$	[]7		50	]v <sub>cc</sub>
1Q5	8 📮		49	] 1D5
1Q6	9		48	] 1D6
1Q7	[] 10		47	] 1D7
GND	[] 11		46	GND
1Q8	[] 12		45	] 1D8
1Q9	[] 13		44	] 1D9
1Q10	[ 14		43	1D10
2Q1	[] 15		42	] 2D1
2Q2	[] 16		41	] 2D2
2Q3	[] 17		40	] 2D3
GND	[] 18		39	GND
2Q4	[] 19		38	] 2D4
2Q5	[] 20		37	] 2D5
2Q6	21		36	2D6
$V_{CC}$	[] 22		35	]v <sub>cc</sub>
2Q7	[] 23		34	2D7
2Q8	[] 24		33	2D8
GND	[] 25		32	GND
2Q9	[ 26		31	2D9
2Q10	<b>[</b> 27		30	2D10
20E	28		29	2CLK

A buffered output-enable  $(\overline{OE})$  input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16821 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16821 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




## SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997

# FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	Q	
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z


## logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## logic diagram (positive logic)



**To Nine Other Channels** 



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	
Current into any output in the low state, IO: SN54ABT16821	
SN74ABT16821	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current IOK (VO < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997

## recommended operating conditions (see Note 3)

			SN54AB1	Г16821	SN74AB1	Γ16821	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	FW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 4	Vcc	0	VCC	V
loh	High-level output current		, ,	-24		-32	mA
loL	Low-level output current		20	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	,	TECT CONDITI	ONG	Т	A = 25°C	;	SN54AB1	Γ16821	SN74ABT	16821	LINUT
PARAMETER	<u>'</u>	TEST CONDITI	ONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
Vou	$V_{CC} = 5 V$ ,	I <sub>OH</sub> = –3 mA		3			3		3		V
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 m/	4	2			2				v
	VCC = 4.5 V	$I_{OH} = -32 \text{ m/}$	4	2*					2		
VOL	V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$				0.55		0.55			V
VOL	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$				0.55*				0.55	v
V <sub>hys</sub>					100			K			mV
Ι <sub>Ι</sub>	$V_{CC} = 5.5 \text{ V},$	$CC = 5.5 \text{ V},  V_I = V_{CC} \text{ or GND}$				±1		±1		±1	μΑ
lozh	$V_{CC} = 5.5 \text{ V},$	$C = 5.5 \text{ V},  \text{V}_{O} = 2.7 \text{ V}$				50	4	50		50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$				-50	, V	-50		-50	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5$	5 V			±100	9			±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 V$	Outputs high			50	d'a	50		50	μΑ
IO <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 V$		-50	-100	-200	-50	-200	-50	-200	mA
	.,	_	Outputs high			500		500		500	μΑ
Icc	$V_{CC} = 5.5 \text{ V}, \text{ I}_{C}$ $V_{I} = V_{CC} \text{ or GI}$		Outputs low			89		89		89	mA
	1 1 1 1 1 1 1		Outputs disabled			500		500		500	μΑ
ΔlCC§		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	mA
Ci	$V_{I} = 2.5 \text{ V or } 0.$	I = 2.5 V or 0.5 V				•				·	pF
Co	$V_0 = 2.5 \text{ V or } 0$	0.5 V			7.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> =	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		Γ16821	SN74AB1	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	3.3		3.3	15.71	3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.8		1.8	71.	1.8		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.3		1.3		1.3		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16821		SN74ABT16821		UNIT
	(INFOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150	N	150		MHz
<sup>t</sup> PLH	CLK	Q	1.3	3.7	5.1	1.3	6.7	1.3	6.1	ns
<sup>t</sup> PHL	CLK	Q	1.6	3.9	5.1	1.6	5.8	1.6	5.4	115
<sup>t</sup> PZH	ŌĒ	Q	1.1	3.2	4.7	1.14	5.8	1.1	5.7	20
t <sub>PZL</sub>	OE	Q	1.6	3.8	5	1.6	5.7	1.6	5.6	ns
<sup>t</sup> PHZ	ŌĒ	Q	2	4.5	5.7	02	6.6	2	6.5	no
tPLZ	OE .	Q	1.8	4.1	5.8	1.8	8.4	1.8	7.1	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_\Gamma \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ABT16821DGGR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821
SN74ABT16821DGGR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821
SN74ABT16821DL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821
SN74ABT16821DL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821
SN74ABT16821DLR	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821
SN74ABT16821DLR.B	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16821

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 23-May-2025

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16821DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ABT16821DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ABT16821DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0	
SN74ABT16821DLR	SSOP	DL	56	1000	356.0	356.0	53.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**




#### \*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ĺ	SN74ABT16821DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
ĺ	SN74ABT16821DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated