SN54ABT162823A . . . WD PACKAGE

SN74ABT162823A ... DGG OR DL PACKAGE

SCBS666B - JULY 1996 - REVISED JUNE 2004

- Members of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors So No External Resistors Are Required
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout

### description/ordering information

These 18-bit bus-interface flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT162823A devices can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{CLKEN}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{CLKEN}$  high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{CLR}$ ) input low causes the Q outputs to go low independently of the clock.

(TOP VIEW)										
			1							
1CLR	1	56	1CLK							
10E	2		1CLKEN							
1Q1	3		1D1							
GND	4	E	GND							
1Q2	5	<u> </u>	1D2							
1Q3 [	6	51	1D3							
Vcc	7	50	V <sub>CC</sub>							
1Q4 [	8	49	1D4							
1Q5 [	9	48	-							
1Q6 [	10	47	-							
GND [	11		] GND							
1Q7 [	12	45	]1D7							
1Q8 [	13	44	]1D8							
1Q9 [	14	43	]1D9							
2Q1 [	15	42	2D1							
2Q2 [	16	41	2D2							
2Q3 [	17	40	2D3							
GND [	18	39	] GND							
2Q4 [	19	38	2D4							
2Q5 [	20	37	2D5							
2Q6 [	21	36	2D6							
Vcc	22	35	]V <sub>CC</sub>							
2Q7 [	23	34	2D7							
2Q8 [	24	33	2D8							
GND [	25	32	] GND							
2Q9 [	26	31	2D9							
2 <mark>0E</mark> [	27	30	2CLKEN							
2CLR	28	29	2CLK							

#### **ORDERING INFORMATION**

TA			ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74ABT162823ADL		
–40°C to 85°C	550P - DL	Tape and reel	SN74ABT162823ADLR	ABT162823A	
	TSSOP – DGG	Tape and reel	SN74ABT162823ADGGR	ABT162823A	
–55°C to 125°C	CFP – WD	Tube	SNJ54ABT162823AWD	SNJ54ABT162823AWD	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

### SN54ABT162823A, SN74ABT162823A **18-BIT BUS-INTERFACE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCBS666B - JULY 1996 - REVISED JUNE 2004

# description/ordering information (continued)

A buffered output-enable ( $\overline{OE}$ ) input places the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


To ensure the high-impedance state during power up or power down,  $\overline{\mathsf{OE}}$  shall be tied to  $\mathsf{V}_{\mathsf{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


	INPUTS								
OE	CLR	CLKEN	CLK	D	Q				
L	L	Х	Х	Х	L				
L	Н	L	$\uparrow$	Н	Н				
L	Н	L	$\uparrow$	L	L				
L	Н	L	L	Х	Q <sub>0</sub>				
L	Н	Н	Х	Х	Q <sub>0</sub>				
н	Х	Х	Х	Х	Z				

#### **FUNCTION TABLE** (each 9-bit flip-flop)



logic diagram (positive logic)





**To Eight Other Channels** 

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	
Current into any output in the low state, I <sub>O</sub>	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCBS666B - JULY 1996 - REVISED JUNE 2004

### recommended operating conditions (see Note 3)

			SN54ABT1	62823A	SN74ABT1		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	Å	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 0	Vcc	0	VCC	V
ЮН	High-level output current		1	-3		-12	mA
IOL	Low-level output current		200	8		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Input transition rise or fall rate		<b>Q</b> 200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS			)	SN54ABT1	62823A	SN74ABT1	62823A	
PARAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 V$ , $I_{I} = -18 mA$				-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.5			2.5		2.5		
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3			3		3		.,
VOH		I <sub>OH</sub> = -3 mA	2.4			2.4		2.4		V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2*					2		
N/		I <sub>OL</sub> = 8 mA		0.4			0.8		0.65	V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA			0.8*				0.8	V
lj	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
IOZPU	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}} = X$				±50	4	4±50		±50	μA
IOZPD	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V, \overline{OE} = X$				±50	CTD	±50		±50	μA
IOZH <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10	20	10		10	μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-10	<i>P</i> 0	-10		-10	μA
l <sub>off</sub>	$V_{CC} = 0,$	VI or VO $\leq$ 4.5 V			±100	Y			±100	μA
ICEX	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
١O§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
	V <sub>CC</sub> = 5.5 V,	Outputs high			0.5		0.5		0.5	
ICC	$I_{O} = 0,$	Outputs low			80		80		80	mA
	$V_{I} = V_{CC}$ or GND	Outputs disabled			0.5		0.5		0.5	
$\Delta I_{CC}^{\P}$	$V_{CC}$ = 5.5 V, One inp Other inputs at $V_{CC}$				1.5		1.5		1.5	mA
Ci	VI = 2.5 V or 0.5 V			3.5						pF
Co	V <sub>O</sub> = 2.5 V or 0.5 V			9						рF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL-voltage level, rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS666B - JULY 1996 - REVISED JUNE 2004

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


			V <sub>CC</sub> =	= 5 V, 25°C	SN54ABT162823A		SN74ABT162823A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150	MHz
	Delas destina	CLR low	3.3		3.3	N:	3.3		
tw	Pulse duration	CLK high or low	3.3		3.3	N.	3.3		ns
		CLR inactive	1.6		2 2	5	1.6		
t <sub>su</sub>	Setup time before CLK↑	Data	2		2		2		ns
		CLKEN low	2.8		2,8		2.8		
		Data	1.2		21.2		1.2		
<sup>t</sup> h	Hold time after CLK↑	CLKEN low	0.6		0.6		0.6		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT162823A		SN74ABT162823A		UNIT
	(INPUT)	(001901)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
<sup>t</sup> PLH	CLK	Q	2.3	4.6	6.2	2.3	8.4	2.3	7.5	
<sup>t</sup> PHL	ULK		2.8	4.6	6.1	2.8	A 7.1	2.8	6.7	ns
<sup>t</sup> PHL	CLR	Q	2.8	5	6.3	2.8	7.2	2.8	7	ns
<sup>t</sup> PZH	OE	0	1.7	3.8	5	1.7	5.8	1.7	5.9	
<sup>t</sup> PZL	OE	Q	3	5	6.1	3	7.2	3	7	ns
<sup>t</sup> PHZ	OE	0	2.6	4.8	6.1	2.6	7.3	2.6	6.6	
<sup>t</sup> PLZ	ÛE	Q	1.9	4.6	6.7	1.9	10.2	1.9	9	ns



SCBS666B - JULY 1996 - REVISED JUNE 2004



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74ABT162823ADL	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162823A
SN74ABT162823ADL.B	Active	Production	SSOP (DL)   56	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162823A

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# TEXAS INSTRUMENTS

www.ti.com

23-May-2025

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT162823ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ABT162823ADL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated