









SN65MLVD047A

ZHCSV54B - JULY 2006 -**REVISED MARCH 2024**

SN65MLVD047A 多点 LVDS 四路差分线路驱动器

1 特性

- 差分线路驱动器支持 30Ω 至 55Ω 负载和高达 200Mbps 的数据速率, 1 时钟频率高达 100MHz
- 支持多点总线架构
- 由 3.3V 单电源供电运行
- 额定运行温度范围为 40°C 至 85°C
- 16 引脚 SOIC (JEDEC MS-012) 和 16 引脚 TSSOP (JEDEC MS-153) 封装

2 应用

- AdvancedTCA™ (ATCA™) 时钟总线驱动器
- 时钟分配
- 电信、汽车、工业以及其他计算机系统中的背板或 有线多点数据传输
- 蜂窝基站
- 中心局交换和 PBX 交换
- 桥接器和路由器
- 符合 TIA/EIA-485 标准的低功耗、高速短距离替代 方案

3 说明


SN65MLVD047A 是一款四路线路驱动器,符合 TIA/ EIA-899 标准中的多点低电压差分信号 (M-LVDS) 电 气特性。与符合 LVDS 标准的器件相比,此 M-LVDS 器件的输出电流有所增加,以便支持双端接传输线和重 负载的背板总线应用。背板应用通常需要在总线两端使 用阻抗匹配的端接电阻器。由于总线端接以及总线接口 器件的容性负载,双端接总线的有效阻抗可低至 30Ω 。SN65MLVD047A 驱动器支持在低至 30Ω 的负 载下运行。SN65MLVD047A器件允许在一条总线上存 在多个驱动器。SN65MLVD047A驱动器在禁用或未上 电时保持高阻抗。驱动器融合了边沿速率控制功能以支 持运行。当从主传输线到接口器件预期有多个总线存根 时, M-LVDS 标准允许多达 32 个节点(驱动器和/或 接收器)连接到背板中的同一介质。SN65MLVD047A 在所有总线引脚上提供 9kV ESD 保护。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸⁽²⁾
SN65MLVD047A	PW (TSSOP , 16)	5mm × 6.4mm
SN05MLVD047A	D (SOIC , 16)	9.9mm × 6mm

- 有关更多信息,请参阅节 11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。

LOGIC DIAGRAM (POSITIVE LOGIC)



1 线路的数据速率是指每秒钟的电压转换次数,单位为 bps (比特每秒)。



Table of Contents

1 特性	1	6
2 应用		7
3 说明	1	8
4 Pin Configuration		
5 Specifications		9
5.1 Absolute Maximum Ratings	4	
5.2 ESD Ratings	4	
5.3 Recommended Operating Conditions	4	
5.4 Package Dissipation Ratings		
5.5 Thermal Information	5	
5.6 Device Electrical Characteristics	5	1
5.7 Device Electrical Characteristics	<mark>6</mark>	1
5.8 Switching Characteristics	<mark>7</mark>	
5.9 Typical Characteristics	8	

6 Parameter weasurement information	10
7 Device Functional Modes	13
8 Application and Implementation	14
8.1 Application Information	14
9 Device and Documentation Support	16
9.1 接收文档更新通知	16
9.2 支持资源	16
9.3 Trademarks	16
9.4 静电放电警告	16
9.5 术语表	16
10 Revision History	16
11 Mechanical, Packaging, and Orderable	
Information	16



4 Pin Configuration



3

English Data Sheet: SLLS736



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾

			MIN	MAX	UNITS
V _{CC}	Supply voltage range ⁽²⁾		- 0.5	4	V
VI	Input voltage range	A, EN, EN	- 0.5	4	V
Vo	Output voltage range	Y, Z	- 1.8	4	V
T _J	Junction temperature			140	°C
P _D	Device power dissipation	$EN = V_{CC}$, $\overline{EN} = GND$, $R_L = 50\Omega$, Input 100MHz 50 % duty cycle square wave to 1A:4A, $T_A = 85$ °C		288.5	mW
T _{stg}	Storage Temperature		- 65	150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostat		Human body model (HBM), per ANSI/	Y and Z	±9000	
		ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±4000	
	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 ⁽²⁾	All pins	±1500	V
		Machine Model	All pins	±200	

JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

see 8 6-1

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2		V _{CC}	V
V _{IL}	Low-level input voltage	0		0.8	V
	Voltage at any bus terminal (separate or common mode) V _Y or V _Z	- 1.4		3.8	V
R_L	Differential load resistance	30		55	Ω
1/t _{UI}	Signaling rate			200	Mbps
	Clock frequency			100	MHz
TJ	Junction temperature	- 40		125	°C

5.4 Package Dissipation Ratings

PACKAGE	PCB JEDEC STANDARD	$T_A \leqslant 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C ⁽¹⁾	T _A = 85°C POWER RATING
D(16)	Low-K ⁽²⁾	898mW	7.81mW/°C	429mW
PW(16)	Low-K ⁽²⁾	592mW	5.15mW/°C	283mw
F VV(10)	High-K ⁽³⁾	945mW	8.22mW/°C	452mw

This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN65MLVD047A

English Data Sheet: SLLS736

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to the circuit ground terminal.

JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

In accordance with the Low-K thermal metric definitions of EIA/JESD51-3. (2)

In accordance with the High-K thermal metric definitions of EIA/JESD51-7.



5.5 Thermal Information

PARAMETER		TEST CONDITIONS		VALUE	UNIT
		Low-K board ⁽¹⁾ , no airflow	D	128	
		Low-K board ⁽¹⁾ , no airflow		194.2	
θ JA	Junction-to-ambient thermal resistance	Low-K board ⁽¹⁾ , 150 LFM	D\A/	146.8	°C/W
		Low-K board ⁽¹⁾ , 250 LFM	PW	133.1	
		High-K board ⁽²⁾ , no airflow		121.6	
0	Junction-to-board thermal resistance	High-K board ⁽²⁾	D	51.1	°C/W
θ JB	Junction-to-board thermal resistance		PW	85.3	C/VV
0	lunction to coop thermal registeres		D	45.4	°C/W
θ JC	Junction-to-case thermal resistance		PW	34.7	C/VV

⁽¹⁾ In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

5.6 Device Electrical Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		ER	TEST CONDITIONS		TYP ⁽¹⁾	MAX	UNIT
I _{CC} Supply current	Driver enabled	EN = V_{CC} , \overline{EN} = GND, R_L = 50Ω , All inputs = V_{CC} or GND		59	70	mA	
	Driver disabled	$EN = GND$, $\overline{EN} = V_{CC}$, $R_L = No load$, All inputs = V_{CC} or GND		2	4	шА	

⁽¹⁾ All typical values are at 25°C and with a 3.3V supply voltage.

提交文档反馈

5

⁽²⁾ In accordance with the High-K thermal metric definitions of EIA/JESD51-7.



5.7 Device Electrical Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾ MAX	UNIT
LVTTL (EI	N, EN, 1A:4A)				
I _{IH}	High-level input current	V _{IH} = 2 V or V _{CC}	0	1	μА
I _{IL}	Low-level input current	V _{IL} = GND or 0.8 V	0	10	μА
C _i	Input capacitance	$V_1 = 0.4 \sin(30E6 \pi t) + 0.5 V^{(3)}$		5	pF
M-LVDS (1Y/1Z:4Y/4Z)				
V _{YZ}	Differential output voltage magnitude		480	650) mV
Δ V _{YZ}	Change in differential output voltage magnitude between logic states	See 图 6-2	- 50	50) mV
V _{OS(SS)}	Steady-state common-mode output voltage		0.8	1.:	2 V
Δ V _{OS(SS)}	Change in steady-state common-mode output voltage between logic states	See 图 6-3	- 50	5) mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage		-	150) mV
V _{Y(OC)}	Maximum steady-state open-circuit output voltage	See № 6-7	0	2.	1 V
V _{Z(OC)}	Maximum steady-state open-circuit output voltage	- See ⊠ 0-7	0	2.4	1 V
$V_{P(H)}$	Voltage overshoot, low-to-high level output	- See 图 6-5		1.2 V _S	s V
V _{P(L)}	Voltage overshoot, high-to-low level output	See 1 0-3	- 0.2 V _{SS}		V
I _{os}	Differential short-circuit output current magnitude	See 图 6-4		24	1 mA
I _{OZ}	High-impedance state output current	$^-$ 1.4 V ≤ (V _Y or V _Z) ≤ 3.8 V, Other output = 1.2 V	- 15	10) μ A
I _{O(OFF)}	Power-off output current	$^-$ 1.4 V \leq (V _Y or V _Z) \leq 3.8 V, Other output = 1.2 V, V _{CC} = 0 V	- 10	10) μ A
C _Y or C _Z	Output capacitance	V_Y or V_Z = 0.4 sin(30E6 π t) + 0.5 V, ⁽³⁾ Other input at 1.2 V, driver disabled		3	pF
C _{YZ}	Differential output capacitance	V_{YZ} = 0.4 sin(30E6 π t) V, ⁽³⁾ Driver disabled		2.	pF
C _{Y/Z}	Output capacitance balance, (C _Y /C _Z)		0.99	1.01	

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

⁽²⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽³⁾ HP4194A impedance analyzer (or equivalent)



5.8 Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t _r	Differential output signal rise time		1		1.9	ns
t _f	Differential output signal fall time	See 图 6-5	1		1.9	ns
t _{sk(o)}	Output skew ⁽²⁾				100	ps
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH})			22	100	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾				600	ps
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽⁴⁾	All inputs 100 MHz clock input		0.2	1	ps
t _{jit(c-c)}	Cycle-to-cycle jitter ⁽⁴⁾	All inputs 100 MHz clock input		5	36	ps
t _{jit(pp)}	Peak-to-peak jitter ^{(4) (5)}	All inputs 200 Mbps 2 ¹⁵ -1 PRBS input		46	158	ps
t _{PZH}	Enable time, high-impedance-to-high-level output	C Ø C C			9	ns
t _{PZL}	Enable time, high-impedance-to-low-level output	─ See 图 6-6			9	ns
t _{PHZ}	Disable time, high-level-to-high-impedance output	0 - 1 1 0 0			10	ns
t _{PLZ}	Disable time, low-level-to-high-impedance output	─ See 图 6-6			10	ns

- (1) All typical values are at 25°C and with a 3.3V supply voltage.
- (2) $t_{sk(o)}$, output skew is the magnitude of the time difference in propagation delay times between any specified terminals of a device.
- (3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Product Folder Links: SN65MLVD047A

- (4) Stimulus jitter has been subtracted from the measurements.
- (5) Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$.


Copyright © 2024 Texas Instruments Incorporated


提交文档反馈


1



5.9 Typical Characteristics










图 5-2. RMS Supply Current vs Free-Air Temperature





图 5-4. Driver Propagation Delay Time vs Free-Air Temperature



5.9 Typical Characteristics (continued)





6 Parameter Measurement Information






图 6-1. Driver Voltage and Current Definitions



All resistors are 1% tolerance.

图 6-2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1ns, pulse frequency = 500kHz, duty cycle = 50 ± 5%.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of $V_{OS(PP)}$ is made on test equipment with a -3dB bandwidth of at least 1 GHz.

图 6-3. Test Circuit and Definitions for the Common-Mode Output Voltage






图 6-4. Short-Circuit Test Circuit





- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1ns, frequency = 500kHz, duty cycle = 50 ± 5%
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a 3dB bandwidth of at least 1 GHz.

图 6-5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1ns, frequency = 500kHz, duty cycle = 50 ± 5%.
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a $\,$ 3dB bandwidth of at least 1GHz.

图 6-6. Driver Enable and Disable Time Circuit and Definitions

11







图 6-7. Driver Maximum Steady State Output Voltage



- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200Mbps 2¹⁵ 1PRBS input.

图 6-8. Driver Jitter Measurement Waveforms



7 Device Functional Modes

表 7-1. Device Function Table

	INPUTS ⁽¹⁾	OUTP	UTS ⁽¹⁾	
D	EN	EN	Y	Z
L	Н	L	L	Н
Н	Н	L	Н	L
OPEN	Н	L	L	Н
X	L or OPEN	X	Z	Z
X	X	H or OPEN	Z	Z

(1) H = high level, L = low level, Z = high impedance, X = Don't Care

DRIVER INPUT AND ACTIVE-HIGH ENABLE

DRIVER OUTPUT

ACTIVE-LOW ENABLE




图 7-1. Equivalent Input and Output Schematic Diagrams

Product Folder Links: SN65MLVD047A

13

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Synchroization Clock in AdvancedTCA

Advanced Telecommunications Computing Architecture, also known as AdvancedTCA, is an open architecture to meet the needs of the rapidly changing communications network infrastructure. M-LVDS bused clocking is recommended by the ATCA.

The ATCA specification includes requirements for three redundant clock signals. An 8KHz and a 19.44MHz clock signal as well as an user-defined clock signal are included in the specification. The SN65MLVD047A quad driver supports distribution of these three ATCA clock signals, supporting operation beyond 100MHz, which is the highest clock frequency included in the ATCA specification. A pair of SN65MLVD047A devices can be used to support the ATCA redundancy requirements.

8.1.2 Multipoint Configuration

The SN65MLVD047A is designed to meet or exceed the requirement of the TIA/EIA-899 (M-LVDS) standard, which allows multipoint communication on a shared bus.

Multipoint is a bus configuration with multiple drivers and receivers present. An example is shown in 8 8-1. The figure shows transceivers interfacing to the bus, but a combination of drivers, receivers, and transceivers is also possible. Termination resistors need to be placed on each end of the bus, with the termination resistor value matched to the loaded bus impedance.




图 8-1. Multipoint Architecture

8.1.3 Multidrop Configuration

Multidrop configuration is similar to multipoint configuration, but only one driver is present on the bus. A multidrop system can be configured with the driver at one end of the bus, or in the middle of the bus. When a driver is located at one end, a single termination resistor is located at the far end, close to the last receiver on the bus. Alternatively, the driver can be located in the middle of the bus, to reduce the maximum flight time. With a centrally located driver, termination resistors are located at each end of the bus. In both cases, the termination resistor value should be matched to the loaded bus impedance.

8 8-2 shows examples of both cases.




图 8-2. Multidrop Architectures With Different Driver Locations

8.1.4 Unused Channel

A 360k Ω pull-down resistor is built in every LVTTL input. The unused driver inputs should be left floating or connected to ground. The low-level output of an unused enabled driver can oscillate if left floating, and should be connected to ground. If the input is floating or connected to ground, the unused Y (non-inverting) output of an enabled driver should be connected to ground. The unused Z (inverting) should be left floating

Product Folder Links: SN65MLVD047A

15

English Data Sheet: SLLS736



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.2 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.3 Trademarks

AdvancedTCA[™] and ATCA[™] are trademarks of PCI Industrial Computer Manufacturers Group. TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.4 静申放申警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (July 2005) to Revision B (February 2024)

Page

English Data Sheet: SLLS736

• 更改了整个文档中的表格、图和交叉参考的编号格式.....1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN65MLVD047A

www.ti.com 14-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking	
	(1)	(2)			(3)	Ball material	Peak reflow		(6)	
						(4)	(5)			
SN65MLVD047AD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047AD.B	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047ADG4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047ADR.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047ADRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047ADRG4.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	
SN65MLVD047APW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	
SN65MLVD047APW.B	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	
SN65MLVD047APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	
SN65MLVD047APWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	
SN65MLVD047APWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	
SN65MLVD047APWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Jul-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD047ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65MLVD047ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65MLVD047APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65MLVD047APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 15-Jul-2025




*All dimensions are nominal

7 till dillitoriolorio dilo rioritiridi								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65MLVD047ADR	SOIC	D	16	2500	350.0	350.0	43.0	
SN65MLVD047ADRG4	SOIC	D	16	2500	350.0	350.0	43.0	
SN65MLVD047APWR	TSSOP	PW	16	2000	350.0	350.0	43.0	
SN65MLVD047APWRG4	TSSOP	PW	16	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65MLVD047AD	D	SOIC	16	40	505.46	6.76	3810	4
SN65MLVD047AD.B	D	SOIC	16	40	505.46	6.76	3810	4
SN65MLVD047ADG4	D	SOIC	16	40	505.46	6.76	3810	4
SN65MLVD047APW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65MLVD047APW.B	PW	TSSOP	16	90	530	10.2	3600	3.5

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司