









SN65HVDA195-Q1

ZHCSQ22C - JULY 2009 - REVISED JUNE 2022

SN65HVDA195-Q1 汽车类 LIN 和 MOST ECL 物理接口

1 特性

- 符合 LIN 物理层规范修订版 2.0,以及适用于 LIN 的 SAEJ2602 推荐实践要求
- LIN 总线速度高达 LIN 指定的最大值 20kbps, MOST ECL 速度低至 0 波特
- 支持 ISO9141 (K-Line)
- 符合汽车应用要求
- 睡眠模式:超低电流消耗,支持来自 LIN 总线、唤 醒输入(外部开关)或主机微控制器的唤醒事件
- 支持高速接收
- LIN 引脚提供 ±12kV (人体放电模型) ESD 保护
- LIN 引脚可处理 40V 至 40V 的电压
- 可在汽车环境中耐受瞬态损伤 (ISO 7637)
- 7V至 27V的直流电源扩展工作电压范围 (LIN规 范 7V 至 18V)
- 使用 5V 或者 3.3V I/O 引脚连接至微控制器
- RXD 引脚上的唤醒请求
- 外部稳压器控制(INH 引脚)
- 适用于 LIN 响应者模式应用的集成上拉电阻器和串 联二极管
- 低电磁辐射 (EME)、高电磁抗扰度 (EMI)
- 针对电池短路或接地短路提供总线端子短路保护
- 热保护
- 系统级接地断开失效防护
- 系统级接地漂移运行
- 未供电节点不会干扰网络

2 应用

- 汽车
- 工业感应
- 白色家电分布式控制


3 说明

SN65HVDA195 器件是本地互连网络 (LIN) 物理接口和 MOST ECL 接口,该接口集成了具有唤醒和保护功能 的串行收发器。该总线是一种单线双向总线,通常用于 数据速率达 20kbps 的低速车载网络。该器件能以 Okbps 的有效数据速率进行传输,因为它没有显性状态 超时。SN65HVDA195 通过限流波形整形驱动器将 TXD 上的协议输出数据流转换为总线信号,如 LIN 物 理层规范修订版 2.0 所述。接收器对来自总线上的数据 流进行转换并通过 RXD 将此数据流输出。总线共有两 种状态:显性状态(电压接近接地)和隐性状态(电压 接近电池)。在隐性状态下,总线被 SN65HVDA195 内部上拉电阻器和串联二极管拉高,因此响应者模式应 用无需外部上拉元件。按照 LIN 规范,指挥官应用需 要一个外部上拉电阻器 (1kΩ) 加上一个串联二极管。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)	
SN65HVDA195-Q1	SOIC (8)	4.90mm × 3.91mm	

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版方框图



Table of Contents

1 特性	1	9.1 Overview	10
2 应用		9.2 Functional Block Diagram	
3 说明		9.3 Feature Description	10
4 Revision History		9.4 Device Functional Modes	12
5 说明(续)		10 Application and Implementation	
6 Pin Configuration and Functions		10.1 Application Information	15
7 Specifications		11 Device and Documentation Support	18
7.1 Absolute Maximum Ratings		11.1 接收文档更新通知	18
7.2 ESD Ratings		11.2 支持资源	18
7.3 Recommended Operating Conditions		11.3 Trademarks	18
7.4 Thermal Information		11.4 Electrostatic Discharge Caution	18
7.5 Electrical Characteristics	5	11.5 术语表	18
7.6 Typical Characteristics	8	12 Mechanical, Packaging, and Orderable	
B Parameter Measurement Information		Information	18
Detailed Description	10		

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision B (March 2015) to Revision C (June 2022)	Page
•	将提到的所有旧术语实例更改为"指挥官"和"响应者"。	
CI	hanges from Revision A (October 2009) to Revision B (March 2015)	Page
	添加了 <i>引脚配置和功能</i> 部分、 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、 议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	
	- 加味 1 り約1年息 衣 Deleted <i>Device Comparison</i> table	

5 说明(续)

在睡眠模式下,唤醒电路保持运行时,SN65HVDA195 需要低静态电流。这样,可通过 LIN 总线进行远程唤醒或者通过 NWake 或 EN 引脚进行本地唤醒。

SN65HVDA195 适用于在恶劣的汽车环境中运行。该器件可处理从 40V 向下至接地的 LIN 总线电压摆幅,并且可在 -40V 的电压下运行。该器件还可在接地漂移或电源电压断开的情况下防止反馈电流经 LIN 流向电源输入。它还特有欠压,过热,和接地故障保护。一旦发生故障情况,此输出便会立即关闭并在故障情况被解决之前一直保持关闭状态。

6 Pin Configuration and Functions




图 6-1. D (SOIC) Package 8-Pin (Top View)

表 6-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION		
NO.	NAME	ITPE\"	DESCRIPTION		
1	RXD	0	RXD output (open drain) interface reporting state of LIN bus voltage		
2	EN	I	Enable input		
3	NWake	I	High voltage input for device wake up		
4	TXD	I	TXD input interface to control state of LIN output		
5	GND	GND	Ground		
6	LIN	I/O	LIN bus single-wire transmitter and receiver		
7	V _{SUP}	Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)		
8	INH	0	nhibit controls external voltage regulator with inhibit input		

(1) I = Input, O = Output, I/O = Input or Output, G = Ground.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		PARAMETER	MIN	MAX	UNIT
V _{SUP} (2)	Supply line supply voltage(3)	0	40	V
V _{NWake}	NWake DC and transient input voltage (through serial resistor)			40]
I _{NWake}	N_{Wake} current if due to ground shifts $V_{NWake} \le V_{GND} - 0.3 \text{ V}$, thus the current into NWake must be limited through a serial resistance.			- 3.6	mA
V _{INH}	INH voltage		- 0.3	V _{SUP} + 0.3	
V _{Logic_Input}	Logic pin input voltage	RXD, TXD, EN	- 0.3	5.5	V
V _{LIN}	LIN DC-input voltage		- 40	40	
T _A	Operational free-air temper	ature	- 40	125	°C
TJ	Junction temperature		- 40	150	°C
T _{SD}	Thermal shutdown			200	°C
T _{SD_HYS}	Thermal shutdown hysteres	sis		25	°C
T _{stg}	Storage temperature		- 40	165	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND.
- (3) The device is specified for operation in the range of V_{SUP} from 7 V to 27 V. Operating the device more than 27 V may significantly raise the junction temperature of the device and system level thermal design must be considered.
- (4) The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾ All pins except LIN and NWake Pin LIN Pin NWake	All pins except LIN and NWake	±4000	
	Electrostatic		Pin LIN	±12000	
V _(ESD)	discharge Charg		Pin NWake	±11000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±1500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{SUP}	7	27	V
T _{AMB}	- 40	125	°C

7.4 Thermal Information

	THERMAL METRIC(1)	D (SOIC)	UNIT
	I DERWAL METRIC Y	8 PINS	UNII
R _{0 JA}	Junction-to-ambient thermal resistance	112.5	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	66.3	°C/W
R ₀ JB	Junction-to-board thermal resistance	52.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	19.3	°C/W
ψ ЈВ	Junction-to-board characterization parameter	52.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Document Feedback



7.5 Electrical Characteristics

	PARAMETER	125°C (unless otherwise noted) TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
SUPPL	Y					
	Operational supply voltage ⁽²⁾	Device is operational beyond the LIN 2.0 defined nominal supply line voltage range of 7 V \leq V _{SUP} \leq 18 V	7	14	27	
	Manada at assessing the control of	Normal and standby modes	7	14	18	V
	Nominal supply line voltage	Sleep mode	7	12	18	
	V _{SUP} undervoltage threshold			4.8	6	
		Normal mode, EN = High, Bus dominant (total bus load where R _{LIN} \geqslant 500 Ω and C _{LIN} \leqslant 10 nF (see $\[\]$ 8-1) ⁽³⁾ , INH = V _{SUP} , NWake = V _{SUP}		1.2	7.5	mA
		Standby mode, EN = low, Bus dominant (total bus load where R _{LIN} \geqslant 500 Ω and C _{LIN} \leqslant 10 nF (see \boxtimes 8-1) ⁽³⁾ , INH = V _{SUP} , NWake = V _{SUP}		1	2.1	ША
loup	Supply current	Normal mode, EN = High, Bus recessive, LIN = V_{SUP} , INH = V_{SUP} , NWake = V_{SUP}		450	775	
I _{SUP}	оприу синени	Standby mode, EN = Low, Bus recessive, LIN = V_{SUP} , INH = V_{SUP} , NWake = V_{SUP}		450	775	
		Sleep mode, EN = 0, T_A = -40° C to 95°C, 7 V < $V_{SUP} \le 12$ V, LIN = V_{SUP} , NWake = V_{SUP}		13	26	μ Α
		Sleep mode, EN = 0, $T_A = -40$ °C to 95°C, 12 V < V_{SUP} < 18 V, LIN = V_{SUP} , NWake = V_{SUP}			35	
ΔI _{SUP}	Delta supply current in sleep mode	Sleep mode, EN = 0, T_A = -40° C to 95°C, Supply line voltage range of 7 V \leq V _{SUP} \leq 18 V, LIN bus voltage: V _{SUP} $-$ 1.85 V \leq LIN \leq V _{SUP}			20	
RXD O	UTPUT PIN					
Vo	Output voltage		- 0.3		5.5	V
I _{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	3.5			mA
I _{IKG}	Leakage current, high-level	LIN = V _{SUP} , RXD = 5 V	- 5	0	5	μ A
TXD IN	PUT PIN					
V _{IL}	Low-level input voltage		- 0.3		0.8	.,
V _{IH}	High-level input voltage		2		5.5	V
V _{IT}	Input threshold hysteresis voltage		30		500	mV
	Pulldown resistor		125	350	800	kΩ
I _{IL}	Low-level input current	TXD = Low	- 5	0	5	μ А
	(REFERENCED TO V _{SUP})		·			
V _{OH}	High-level output voltage	LIN recessive, TXD = High, I _O = 0 mA, V _{SUP} = 14 V	V _{SUP} - 1			.,
V _{OL}	Low-level output voltage	evel output voltage $I_O = 40 \text{ mA}, V_{SUP} = 14 \text{ V}$ $I_O = 40 \text{ mA}, V_{SUP} = 14 \text{ V}$ $I_O = 40 \text{ mA}, V_{SUP} = 14 \text{ V}$		0.2 × V _{SUP}	V	
R _{respon}	Pullup resistor to V _{SUP}	Normal and standby modes	20	30	60	kΩ
	Pullup current source to V _{SUP}	Sleep mode, V _{SUP} = 14 V, LIN = GND	- 2		- 20	μА
1	Limiting ourrant	TXD = 0 V	45	160	220	n- ^
IL	Limiting current	TXD = 0 V, T _A = - 10°C to 125°C			200	mA



7.5 Electrical Characteristics (continued)

 V_{SUP} = 7 V to 27 V, T_A = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{LKG}	Leakage current	LIN = V _{SUP}	- 5	0	5	
	Leakage current, loss of	$7 \text{ V} < \text{LIN} \leqslant 12 \text{ V}, \text{V}_{\text{SUP}} = \text{GND}$			5	μ A
I _{LKG}	supply	12 V < LIN < 18 V, V _{SUP} = GND			10	
V _{IL}	Low-level input voltage	LIN dominant			0.4 × V _{SUP}	
V _{IH}	High-level input voltage	LIN recessive	0.6 × V _{SUP}			
V _{IT}	Input threshold voltage		0.4 × V _{SUP}	0.5 × V _{SUP}	0.6 × V _{SUP}	
V _{hys}	Hysteresis voltage		0.05 × V _{SUP}		0.175 × V _{SUP}	V
V_{IL}	Low-level input voltage for wakeup				0.4 × V _{SUP}	
EN P	N					
V _{IL}	Low-level input voltage		- 0.3		0.8	V
V_{IH}	High-level input voltage		2		5.5	V
V _{hys}	Hysteresis voltage		30		500	mV
	Pulldown resistor		125	350	800	kΩ
I _{IL}	Low-level input current	EN = Low	- 5	0	5	μ A
INH P	PIN		1		l	
Vo	DC output voltage		- 0.3		V _{SUP} + 0.3	V
R _{on}	On state resistance	Between V _{SUP} and INH, INH = 2-mA drive, Normal or standby mode		35	85	Ω
I _{IKG}	Leakage current	Low-power mode, 0 < INH < V _{SUP}	- 5	0	5	μА
NWA	KE PIN					
V _{IL}	Low-level input voltage		- 0.3		V _{SUP} - 3.3	.,
V _{IH}	High-level input voltage		V _{SUP} - 1		V _{SUP} + 0.3	V
	Pullup current	NWake = 0 V	- 45	- 10	- 2	
I _{IKG}	Leakage current	V _{SUP} = NWake	- 5	0	5	μA
	RMAL SHUTDOWN	1				
	Shutdown junction thermal temperature			190		°C
AC C	HARACTERISTICS					
D1	Duty cycle 1 ⁽⁴⁾	$\begin{array}{l} \text{TH}_{REC(max)} = 0.744 \times V_{SUP}, \ \text{TH}_{DOM(max)} = 0.581 \times \\ V_{SUP}, \\ V_{SUP} = 7 \ \text{V to } 18 \ \text{V}, \\ t_{BIT} = 50 \ \ \mu \text{s} \ (20 \ \text{kbps}), \\ D1 = t_{Bus_rec(min)} / \ (2 \times t_{BIT}). \\ \text{See} \ \ \boxed{3} \ \ 7\text{-1} \end{array}$	0.396			
D2	Duty cycle 2 ⁽⁴⁾	$ \begin{array}{l} TH_{REC(min)} = 0.422 \times V_{SUP}, \ TH_{DOM(min)} = 0.284 \times \\ V_{SUP}, \\ V_{SUP} = 7.6 \ V \ to \ 18 \ V, \\ t_{BIT} = 50 \ \ \mu \ s \ (20 \ kbps), \\ D2 = t_{Bus_rec(max)} / \ (2 \times t_{BIT}). \\ See \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			0.581	
D3	Duty cycle 3 ⁽⁴⁾	$ \begin{array}{l} TH_{REC(max)} = 0.778 \times V_{SUP}, \ TH_{DOM(max)} = 0.616 \times \\ V_{SUP}, \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \\ t_{BIT} = 96 \ \ \mu \ s \ (10.4 \ kbps), \\ D3 = t_{Bus_rec(min)} / \ (2 \times t_{BIT}). \\ See \ \boxed{3} \ 7-1 \end{array} $	0.417			

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

 V_{SUP} = 7 V to 27 V, T_A = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D4	Duty cycle 4 ⁽⁴⁾	$ \begin{array}{l} TH_{REC(min)} = 0.389 \times V_{SUP}, \ TH_{DOM(min)} = 0.251 \times \\ V_{SUP}, \\ V_{SUP} = 7.6 \ V \ to \ 18 \ V, \\ t_{BIT} = 96 \ \mu \ s \ (10.4 \ kbps), \\ D4 = t_{Bus_rec(max)} / \ (2 \times t_{BIT}). \\ See \ \boxed{\$} \ 7-1 \end{array} $			0.59	
t _{rx_pdr}	Receiver rising propagation delay time	R_{RXD} = 2.4 k Ω , C_{RXD} = 20 pF See $\boxed{8}$ 7-2 See $\boxed{8}$ 8-1			6	
t _{rx_pdf}	Receiver falling propagation delay time	R_{RXD} = 2.4 kΩ, C_{RXD} = 20 pF See $\boxed{8}$ 7-2 See $\boxed{8}$ 8-1			6	
t _{rx_sym}	Symmetry of receiver propagation delay time	rising edge with respect to falling edge (t_{rx_sym} = t_{rx_pdf} - t_{rx_pdr}) R_{RXD} = 2.4 k Ω , C_{RXD} = 20 pF See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	- 2		2	μ S
t _{NWake}	NWake filter time for local wakeup	See 图 9-4	25	50	150	
t _{LINBUS}	LIN wake-up filter time (dominant time for wakeup through LIN bus)	See 图 9-3	25	50	150	
t _{go_to_op}	perate	See 图 9-2 to 图 9-3		0.5	1	

- (1) Typical values are given for V_{SUP} = 14 V at 25°C, except for low power mode where typical values are given for V_{SUP} = 12 V at 25°C.
- (2) All voltages are defined with respect to ground; positive currents flow into the SN65HVDA195 device.
- 3) In the dominant state, the supply current increases as the supply voltage increases due to the integrated LIN responder termination resistance. At higher voltages the majority of supply current is through the termination resistance. The minimum resistance of the LIN responder termination is 20 kΩ, so the maximum supply current attributed to the termination is:
- I_{SUP} (dom) max termination * (V_{SUP} (V_{LIN_Dominant} + 0.7 V) / 20 kΩ
 (4) Duty cycles: LIN driver bus load conditions (C_{LINBUS}, R_{LINBUS}): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The SN65HVDA195 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by Duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification.




图 7-1. Definition of Bus Timing Parameters







图 7-2. Propagation Delay

7.6 Typical Characteristics





8 Parameter Measurement Information





图 8-1. Test Circuit for AC Characteristics

9 Detailed Description

9.1 Overview

The SN65HVDA195-Q1 LIN transceiver is a LIN (Local Interconnect Network) physical layer transceiver which integrates a serial transceiver with wake up and protection features. The LIN bus is a single wire, bi-directional bus that typically is used in low speed in vehicle networks with data rates that range from 2.4 kbps to 20 kbps

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Local Interconnect Network (LIN) Bus

This I/O pin is the single-wire LIN bus transmitter and receiver.

9.3.1.1 Transmitter Characteristics

The driver is a low-side transistor with internal current limitation and thermal shutdown. There is an internal 30- $k\Omega$ pullup resistor with a serial diode structure to V_{SUP} , so no external pullup components are required for LIN responder mode applications. An external pullup resistor of 1 $k\Omega$, plus a series diode to V_{SUP} must be added when the device is used for commander node applications.

Voltage on LIN can go from -40-V to 40-V DC without any currents other than through the pullup resistance. There are no reverse currents from the LIN bus to supply (V_{SUP}) , even in the event of a ground shift or loss of supply (V_{SUP}) .

The LIN thresholds and AC parameters are LIN Protocol Specification Revision 2.0 compliant.

During a thermal shut down condition, the driver is disabled.

9.3.1.2 Receiver Characteristics

The receiver's characteristic thresholds are ratio-metric with the device supply pin. Typical thresholds are 50%, with a hysteresis from 5% to 17.5% of supply.

The receiver is capable of receiving higher data rates (>100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the SN65HVDA195 to be used for high-speed downloads at end-of-line production or other applications. The actual data rates achievable depend on system time constants (bus capacitance and pullup resistance) and driver characteristics used in the system.

9.3.2 Transmit Input (TXD)

TXD is the interface to the MCU's LIN protocol controller or SCI/UART used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near battery). The TXD input structure is compatible with microcontrollers with 3.3-V and 5-V I/O. TXD has an internal pulldown resistor. This device does not have a TXD dominant time-out protection circuit so that low data rates may be used.

9.3.3 Receive Output (RXD)

RXD is the interface to the MCU's LIN protocol controller or SCI/UART, which reports the state of the LIN bus voltage. LIN recessive (near battery) is represented by a high level on RXD and LIN dominant (near ground) is represented by a low level on RXD. The RXD output structure is an open-drain output stage. This allows the SN65HVDA195 to be used with 3.3-V and 5-V I/O microcontrollers. If the microcontroller's RXD pin does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required.

9.3.3.1 RXD Wake-Up Request

When the SN65HVDA195 has been in low-power mode and encounters a wake-up event from the LIN bus or NWake pin, RXD goes low, while the device enters and remains in standby mode (until EN is reasserted high and the device enters normal mode).

9.3.4 Supply Voltage (V_{SUP})

 V_{SUP} is the SN65HVDA195 device power supply pin. V_{SUP} is connected to the battery through an external reverse battery blocking diode. The characterized operating voltage range for the SN65HVDA195 is from 7 V to 27 V. V_{SUP} is protected for harsh automotive conditions up to 40 V.

The device contains a reset circuit to avoid false bus messages during undervoltage conditions when V_{SUP} is less than V_{SUP} UNDER.

9.3.5 Ground (GND)

GND is the SN65HVDA195 device ground connection. The SN65HVDA195 can operate with a ground shift as long as the ground shift does not reduce V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the SN65HVDA195 does not have a significant current consumption on LIN bus.

9.3.6 Enable Input (EN)

EN controls the operation mode of the SN65HVDA195 (normal or sleep mode). When EN is high, the SN65HVDA195 is in normal mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after being woken up. EN has an internal pulldown resistor to make sure the device remains in low-power mode even if EN floats.

9.3.7 NWake Input (NWake)

NWake is a high-voltage input used to wake up the SN65HVDA195 from low-power mode. NWake is usually connected to an external switch in the application. A low on NWake that is asserted longer than the filter time (t_{NWAKE}) results in a local wakeup. NWake provides an internal pullup source to V_{SUP} .

9.3.8 Inhibit Output (INH)

INH is used to control an external voltage regulator that has an inhibit input. When the SN65HVDA195 is in normal operating mode, the inhibit high-side switch is enabled and the external voltage regulator is activated. When SN65HVDA195 is in low-power mode, the inhibit switch is turned off, which disables the voltage regulator. A wake-up event on for the SN65HVDA195 returns INH to V_{SUP} level. INH can also drive an external transistor connected to an MCU interrupt input.



9.4 Device Functional Modes

9.4.1 Operating Modes




图 9-1. Operating States Diagram

表 9-1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	INH	TRANSMITTER	COMMENTS
Sleep	Low	Floating	Weak current pullup	High impedance	Off	
Standby	Low	Low	30 kΩ (typ)	High	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	LIN bus data	30 kΩ (typ)	High	On	LIN transmission up to 20 kbps

9.4.2 Normal Mode

This is the normal operational mode, in which the receiver and driver are active, and LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller, where recessive on the LIN bus is a digital high, and dominate on the LIN bus is digital low. The driver transmits input data on TXD to the LIN bus. Normal mode is entered as EN transitions high while the SN65HVDA195 is in sleep or standby mode.

9.4.3 Sleep Mode

Sleep mode is the power saving mode for the SN65HVDA195 and the default state after power up (assuming EN is low during power up). Even with the extremely low current consumption in this mode, the SN65HVDA195 can still wake up from LIN bus through a wake-up signal, a low on NWake, or if EN is set high. The LIN bus and NWake are filtered to prevent false wake-up events. The wake-up events must be active for their respective time periods (t_{LINBUS} , t_{NWake}).

The sleep mode is entered by setting EN low.

While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short-circuited to ground). However, the weak current pullup is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- INH is high impedance.
- EN input, NWake input, and the LIN wake-up receiver are active.

9.4.4 Wake-Up Events

There are three ways to wake up the SN65HVDA195 from sleep mode:

- Remote wakeup through recessive (high) to dominant (low) state transition on LIN bus. The dominant state
 must be held for t_{LINBUS} filter time and then the bus must return to the recessive state (to eliminate false
 wake-ups from disturbances on the LIN bus or if the bus is shorted to ground).
- Local wakeup through a low on NWake, which is asserted low longer than the filter time t_{NWake} (to eliminate false wake-ups from disturbances on NWake)
- · Local wakeup through EN being set high

9.4.5 Standby Mode

This mode is entered whenever a wake-up event occurs through LIN bus or NWake while the SN65HVDA195 is in sleep mode. The LIN bus responder termination circuit and INH are turned on when standby mode is entered. The application system powers up once INH is turned on, assuming the system is using a voltage regulator connected through INH. Standby mode is signaled through a low level on RXD.

When EN is set high while the SN65HVDA195 is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.




图 9-2. Wakeup Through EN






图 9-3. Wakeup Through LIN




图 9-4. Wakeup Through NWake



10 Application and Implementation

备注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN65HVDA195-Q1 can be used as both a responder device and a commander device in a LIN network. It comes with the ability to support both remote wake-up requests and local wake-up requests.

10.1.1 Typical Application

The device comes with an integrated 30-k Ω pullup resistor and series diode for responder applications, and for commander applications an external 1-k Ω pullup with series blocking diode can be used. \boxtimes 10-1 shows the device being used in both types of applications.



- A. RXD on MCU or LIN responder has internal pullup, no external pullup resistor is needed.
- B. RXD on MCU or LIN responder without internal pullup, requires external pullup resistor.
- c. Commander node applications require an external 1-k Ω pullup resistor and serial diode.

图 10-1. SN65HVDA195-Q1 Application Diagram



10.1.1.1 Design Requirements

For this design, use these requirements:

- RXD on MCU or LIN responder has internal pullup, no external pullup resistor is needed.
- RXD on MCU or LIN responder without internal pullup, requires external pullup resistor.
- Commander node applications require an external 1-kΩ pullup resistor and serial diode

10.1.1.2 Detailed Design Procedure


The RXD output structure is an open-drain output stage. This allows the SN65HVDA195-Q1 to be used with 3.3-V and 5-V I/O microcontrollers. If the RXD pin of the microcontroller does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required.

The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor as close to the supply pin of the device as possible.

The NWAKE pin is a high voltage wake-up input to the device. If this pin is not being used it should be tied to V_{SUP} .

10.1.1.3 Application Curves

§ 10-2 and ⑤ 10-3 show the propagation delay from the TXD pin to the LIN pin for both the recessive to dominant and dominant to recessive states under lightly loaded conditions.



Power Supply Recommendations

The SN65HVDSA195-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 7 V to 27 V. A100-nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

10.1.2 Layout

10.1.2.1 Layout Guidelines

Pin 1 is the RXD output of the SN65HVDA195-Q1. It is an open-drain output and requires an external pullup resistor in the range of 1-k Ω to 10 k Ω to function properly. If the micro-processor paired with the transceiver does not have an integrated pullup and external resistor should be placed between RXD and the regulated voltage supply for the micro-processor.

Pin 2 is the EN input pin for the device that is used to place the device in low power sleep mode. If this feature is not used on the device, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series $1-k\Omega$ to $10-k\Omega$ series resistor. Additionally, a series resistor may be placed on the pin to limit the current on the digital lines in the case of an overvoltage fault.

Pin 3 is a high-voltage local wake up input pin. The device is typically externally controlled by a normally open switch tied between NWAKE and ground. When the momentary switch is pressed the NWAKE pin is pulled to ground signaling a local wake-up event. A series resistor between V_{BATT} and the switch, and NWAKE and the switch should be placed to limit current. If the NWAKE local wake-up feature is not used, the pin can be tied to V_{SUP} through a 1-k Ω to 10-k Ω pullup resistor.

Pin 4 is the transmit input signal to the device. A series resistor can be placed to limit the input current to the device in the case of an overvoltage on this pin. Also a capacitor to ground can be placed close to the input pin of the device to filter noise.

Pin 5 is the ground connection of the device. This pin should be tied to a ground plane through a short trace with the use of two vias to limit total return inductance.

Pin 6 is the LIN bus connection of the device. For responder applications a 220-pF bus capacitor is implemented. For commander applications an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin.

Pin 7 is the supply pin for the device. A 100-nF decoupling capacitor should be placed as close to the device as possible.

Pin 8 is a high-voltage output pin that may be used to control the local power supplies. If this feature is not used the pin may be left floating.

备注

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

10.1.2.2 Layout Example




图 10-4. Layout Example

11 Device and Documentation Support

11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
SN65HVDA195QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A195Q	
SN65HVDA195QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A195Q	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	(B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVDA195QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVDA195QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月