

SN65HVD5x 高输出全双工 RS-485 驱动器和接收器

1 特性

- 可提供 1/8 单位负载选项 (总线上多达 256 个节点)
- 总线引脚 ESD 保护超过 15 kV HBM
- 针对 1Mbps、5Mbps 和 25Mbps 信号传输速率⁽¹⁾ 的可选驱动器输出转换时间
- 低电流待机模式 < 1 μ A
- 无干扰上电和下电总线 I/O
- 总线空闲、开路和短路失效防护
- 设计用于 RS-422 和 RS-485 网络
- 提供 3.3V 器件, SN65HVD30-35¹

2 应用

- 公用事业计量表
- 机箱至机箱互联
- DTE/DCE 接口
- 工业、工艺和楼宇自动化
- 销售点 (POS) 终端和网络

3 说明


SN65HVD5X 器件是采用 5V 电源供电的三态差分线路驱动器和差分输入线路接收器。每个驱动器和接收器都具有用于全双工总线通信设计的独立输入和输出引脚。它们专为平衡传输线路而设计, 可与符合 ANSI TIA/EIA-485A、TIA/EIA-422-B、ITU-T v.11 和 ISO 8482:1993 标准的器件进行互操作。

SN65HVD50、SN65HVD51 和 SN65HVD52 均完全启用, 无需外部的使能引脚。

SN65HVD53、SN65HVD54 和 SN65HVD55 均具有高电平有效的驱动器使能端和低电平有效的接收器使能端。禁用驱动器和接收器后可获得低于 1 μ A 的低待机电流。

所有器件的工作温度范围是 -40°C 至 85°C。

与典型的 RS-485 驱动器相比, SN65HVD5x 的高输出特性可提供更高的噪声容限。额外的噪声容限使得长电缆和恶劣噪声环境中的应用成为可能。



¹ 线路的信号传输速率是每秒进行电压转换的次数, 以单位 bps (每秒位数) 来表示。



Table of Contents

1 特性.....	1	8 Parameter Measurement Information.....	16
2 应用.....	1	9 Device Information.....	19
3 说明.....	1	9.1 LI-Power Standby Mode.....	19
4 Revision History.....	2	9.2 Function Tables.....	20
5 Available Options.....	4	9.3 Equivalent Input and Output Schematic Diagrams...	21
6 Pin Configurations.....	5	10 Application and Implementation.....	22
7 Specifications.....	6	10.1 Thermal Characteristics of IC Packages.....	22
7.1 Absolute Maximum Ratings.....	6	11 Device and Documentation Support.....	24
7.2 Recommended Operating Conditions.....	6	11.1 接收文档更新通知.....	24
7.3 Electrostatic Discharge Protection.....	6	11.2 支持资源.....	24
7.4 Driver Electrical Characteristics.....	7	11.3 商标.....	24
7.5 Driver Switching Characteristics.....	8	11.4 静电放电警告.....	24
7.6 Receiver Electrical Characteristics.....	9	11.5 术语表.....	24
7.7 Receiver Switching Characteristics.....	10	12 Mechanical, Packaging, and Orderable Information.....	24
7.8 Thermal Characteristics.....	11		
7.9 Typical Characteristics.....	12		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (October 2009) to Revision F (March 2023)	Page
• Changed the <i>Thermal Characteristics</i> table.....	11
• Changed the <i>Typical Characteristics</i>	12

Changes from Revision D (June 2008) to Revision E (October 2009)	Page
• 将特性要点的文本从“提供 3.3V 器件，SN65HVD30-39”更改为“提供 3.3V 器件，SN65HVD30-35”	1
• 删除了整个数据表中对 SN65HVD56、SN65HVD57、SN65HVD58、SN65HVD59 的所有引用.....	1
• Deleted RECEIVER EQUALIZATION CHARACTERISTICS from the data sheet.....	4
• Changed scale of 图 7-6	12
• Changed scale of 图 7-7	12
• Added 图 7-11	12
• Changed 图 10-1	22

Changes from Revision C (July 2006) to Revision D (June 2008)	Page
• 将特性要点的文本从“符合或超出 ANSI TIA/EIA-485-A 的要求并兼容 RS-422”更改为“设计用于 RS-422 和 RS-485 网络”	1

Changes from Revision B (May 2006) to Revision C (July 2006)	Page
• Added 图 7-10	12
• Added 图 7-12	12

Changes from Revision A (February 2006) to Revision B (May 2006)	Page
• Added $t_{sk(p)}$ TYP Values.....	8
• Deleted $t_{sk(p)}$ MAX Values.....	8

Changes from Revision * (September 2005) to Revision A (February 2006)

Page

• 更改了说明和图示.....	1
• Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52	4
• Changed $V_{OD(RING)}$ Max value From $0.05 V_{OD(SS)} $ To: 10% with the associated note.....	7
• Changed t_r MIN value From: 25 ns To: 20 ns.....	8
• Changed t_f MIN value From: 25 ns To: 20 ns.....	8
• Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA.....	9
• Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE.....	19

5 Available Options

SIGNALING RATE	UNIT LOADS	ENABLES	BASE PART NUMBER	SOIC MARKING
25 Mbps	1/2	No	SN65HVD50	65HVD50
5 Mbps	1/8	No	SN65HVD51	65HVD51
1 Mbps	1/8	No	SN65HVD52	65HVD52
25 Mbps	1/2	Yes	SN65HVD53	65HVD53
5 Mbps	1/8	Yes	SN65HVD54	65HVD54
1 Mbps	1/8	Yes	SN65HVD55	65HVD55

6 Pin Configurations

D PACKAGE (TOP VIEW)





图 6-1. SN65HVD50, SN65HVD51, SN65HVD52

D PACKAGE (TOP VIEW)



NC - No internal connection

图 6-2. SN65HVD53, SN65HVD54, SN65HVD55

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		UNIT
V_{CC}	Supply voltage range	– 0.3 V to 6 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	– 9 V to 14 V
$V_{(TRANS)}$	Voltage input, transient pulse through 100 Ω . See 图 8-12 (A, B, Y, Z) ⁽³⁾	– 50 to 50 V
V_I	Voltage input range (D, DE, RE)	–0.5 V to 7 V
$P_{D(cont)}$	Continuous total power dissipation	Internally limited ⁽⁴⁾
I_O	Output current (receiver output only, R)	11 mA

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) This tests survivability only and the output state of the receiver is not specified.
- (4) The thermal shutdown typically occurs when the junction temperature reaches 165°C.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		4.5		5.5	V
V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)		– 7 ⁽¹⁾		12	
$1/t_{UI}$	Signaling rate	SN65HVD50, SN65HVD53			25	Mbps
		SN65HVD51, SN65HVD54			5	
		SN65HVD52, SN65HVD55			1	
R_L	Differential load resistance		54	60		Ω
V_{IH}	High-level input voltage	D, DE, RE	2		V_{CC}	V
V_{IL}	Low-level input voltage	D, DE, RE	0		0.8	
V_{ID}	Differential input voltage		–12		12	
I_{OH}	High-level output current	Driver	–60			mA
		Receiver	– 8			
I_{OL}	Low-level output current	Driver			60	mA
		Receiver			8	
T_J ⁽²⁾	Junction temperature		– 40		150	°C

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) See thermal characteristics table for information regarding this specification.

7.3 Electrostatic Discharge Protection

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Human body model	Bus terminals and GND		±16		kV
Human body model ⁽²⁾	All pins		±4		
Charged-device-model ⁽³⁾	All pins		±1		

- (1) All typical values at 25°C and with a 5-V supply.
- (2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance with JEDEC Standard 22, Test Method C101.

7.4 Driver Electrical Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER			TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{I(K)}	Input clamp voltage		I _I = - 18 mA		- 1.5			V
V _{OD(SS)}	Steady-state differential output voltage		I _O = 0		4		V _{CC}	
			R _L = 54 Ω, See 图 8-1 (RS-485)		1.7 2.6			
			R _L = 100 Ω, See 图 8-1 (RS-422)		2.4 3.2			
			V _{test} = - 7 V to 12 V, See 图 8-2		1.6			
Δ V _{OD(SS)}	Change in magnitude of steady-state differential output voltage between states		R _L = 54 Ω, See 图 8-1 and 图 8-2		- 0.2		0.2	
V _{OD(RING)}	Differential Output Voltage overshoot and undershoot		R _L = 54 Ω, C _L = 50 pF, See 图 8-5 See 图 8-3 for definition				10% ⁽²⁾	
V _{OC(PP)}	Peak-to-peak common-mode output voltage	HVD50, HVD53	See 图 8-4		0.5			
		HVD51, HVD54			0.4			
		HVD52, HVD55			0.4			
V _{OC(SS)}	Steady-state common-mode output voltage		See 图 8-4		2.2		3.3	
Δ V _{OC(SS)}	Change in steady-state common-mode output voltage				- 0.1		0.1	
I _{Z(Z)} or I _{Y(Z)}	High-impedance state output current	HVD50, HVD51, HVD52	V _{CC} = 0 V, V _Z or V _Y = 12 V, Other input at 0 V				90	μ A
			V _{CC} = 0 V, V _Z or V _Y = - 7 V, Other input at 0 V		- 10			
		HVD53, HVD54, HVD55	V _{CC} = 5 V or 0 V, DE = 0 V V _Z or V _Y = 12 V	Other input at 0 V	90			
			V _{CC} = 5 V or 0 V, DE = 0 V V _Z or V _Y = - 7 V		- 10			
I _{Z(S)} or I _{Y(S)}	Short-circuit output current ⁽³⁾	V _Z or V _Y = - 7 V		Other input at 0 V	- 250		250	mA
		V _Z or V _Y = 12 V			- 250		250	
I _I	Input current	D, DE				0	100	μ A
C _(OD)	Differential output capacitance		V _{OD} = 0.4 sin (4E6 π t) + 0.5 V, DE at 0 V			16		pF

(1) All typical values are at 25°C and with a 5-V supply.

(2) 10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485

(3) Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure may affect device reliability.

7.5 Driver Switching Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	HVD50, HVD53	4	8	12	ns
		HVD51, HVD54	20	29	46	
		HVD52, HVD55	90	143	230	
t _{PHL}	Propagation delay time, high-to-low-level output	HVD50, HVD53	4	8	12	ns
		HVD51, HVD54	20	30	46	
		HVD52, HVD55	90	143	230	
t _r	Differential output signal rise time	HVD50, HVD53	3	6	12	ns
		HVD51, HVD54	20	34	60	
		HVD52, HVD55	120	197	300	
t _f	Differential output signal fall time	HVD50, HVD53	3	6	11	ns
		HVD51, HVD54	20	33	60	
		HVD52, HVD55	120	192	300	
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})	HVD50, HVD53		1.4		ns
		HVD51, HVD54		1.6		
		HVD52, HVD55		7.4		
t _{sk(pp)} ⁽²⁾	Part-to-part skew	HVD50, HVD53		1		ns
		HVD51, HVD54		4		
		HVD52, HVD55		22		
t _{PZH1}	Propagation delay time, high-impedance-to-high-level output	HVD53			30	ns
		HVD54			180	
		HVD55			380	
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	HVD53			16	ns
		HVD54			40	
		HVD55			110	
t _{PZL1}	Propagation delay time, high-impedance-to-low-level output	HVD53			23	ns
		HVD54			200	
		HVD55			420	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	HVD53			19	ns
		HVD54			70	
		HVD55			160	
t _{PZH2}	Propagation delay time, standby-to-high-level output	R _L = 110 Ω, $\overline{RE}$ at 3 V, See 图 8-6 D = 3 V and S1 = Y, D = 0 V and S1 = Z			3300	ns
t _{PZL2}	Propagation delay time, standby-to-low-level output	R _L = 110 Ω, $\overline{RE}$ at 3 V, See 图 8-7 D = 3 V and S1 = Z, D = 0 V and S1 = Y			3300	ns

(1) All typical values are at 25°C and with a 5-V supply.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.6 Receiver Electrical Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IT+}	Positive-going differential input threshold voltage	I _O = − 8 mA		− 0.02			V	
V _{IT-}	Negative-going differential input threshold voltage	I _O = 8 mA		− 0.2				
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})			50			mV	
V _{IK}	Enable-input clamp voltage	I _I = − 18 mA		− 1.5			V	
V _O	Output voltage	V _{ID} = 200 mV, I _O = − 8 mA, See 图 8-8		4			V	
		V _{ID} = − 200 mV, I _O = 8 mA, See 图 8-8		0.3				
I _{O(Z)}	High-impedance-state output current	V _O = 0 or V _{CC} RE at V _{CC}		− 1			1	μ A
I _A or I _B	Bus input current	HVD50, HVD53,	V _A or V _B = 12 V	Other input at 0 V	0.19		0.3	mA
			V _A or V _B = 12 V, V _{CC} = 0 V		0.24		0.4	
			V _A or V _B = -7 V		− 0.35	− 0.19		
			V _A or V _B = -7 V, V _{CC} = 0 V		− 0.25	− 0.14		
	HVD51, HVD52, HVD54, HVD55	V _A or V _B = 12 V	Other input at 0 V	0.05		0.1	mA	
		V _A or V _B = 12 V, V _{CC} = 0 V		0.06		0.1		
		V _A or V _B = -7 V		− 0.1	− 0.05			
		V _A or V _B = -7 V, V _{CC} = 0 V		− 0.1	− 0.03			
I _{IH}	Input current, RE	V _{IH} = 2 V		− 60			μ A	
		V _{IL} = 0.8 V		− 60			μ A	
C _{ID}	Differential input capacitance	V _{ID} = 0.4 sin (4E6 π t) + 0.5 V, DE at 0 V		16			pF	
Supply Current								
I _{CC}	Supply current	HVD50	D at 0 V or V _{CC} and No Load	2.7			mA	
		HVD51, HVD52		8				
		HVD53	RE at 0 V, D at 0 V or V _{CC} , DE at 0 V, No load (Receiver enabled and driver disabled)	2.3				
		HVD54, HVD55		2.9				
		HVD53, HVD54, HVD55	RE at V _{CC} , D at V _{CC} , DE at 0 V, No load (Receiver disabled and driver disabled)	0.08			1	μ A
		HVD53	RE at 0 V, D at 0 V or V _{CC} , DE at V _{CC} , No load (Receiver enabled and driver enabled)	2.7			mA	
		HVD54, HVD55		8				
		HVD53	RE at V _{CC} , D at 0 V or V _{CC} , DE at V _{CC} No load (Receiver disabled and driver enabled)	2.3				
		HVD54, HVD55		7.7				

(1) All typical values are at 25°C and with a 5-V supply.

7.7 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	HVD50, HVD53		24	40	ns
		HVD51, HVD52, HVD54, HVD55		43	55	
t_{PHL}	Propagation delay time, high-to-low-level output	HVD50, HVD53		26	35	
		HVD51, HVD52, HVD54, HVD55		47	60	
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)	HVD50, HVD53			5	
		HVD51, HVD54			7	
$t_{sk(pp)}$ ⁽²⁾	Part-to-part skew	HVD50, HVD53		5		
		HVD51, HVD54		6		
		HVD52, HVD55		6		
t_r	Output signal rise time			2.3	4	
t_f	Output signal fall time			2.4	4	
t_{PHZ}	Output disable time from high level	DE at 3 V, $C_L = 15$ pF			17	
t_{PZH1}	Output enable time to high level	See 图 8-10			10	
t_{PZH2}	Propagation delay time, standby-to-high-level output	DE at 0 V, $C_L = 15$ pF See 图 8-10			3300	
t_{PLZ}	Output disable time from low level	DE at 3 V, $C_L = 15$ pF			13	
t_{PZL1}	Output enable time to low level	See 图 8-11			10	
t_{PZL2}	Propagation delay time, standby-to-low-level output	DE at 0 V, $C_L = 15$ pF See 图 8-11			3300	

(1) All typical values are at 25°C and with a 5-V supply

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

7.8 Thermal Characteristics

over operating free-air temperature range unless otherwise noted⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	Low-K board	HVD51	230.8		°C/W	
			HVD53, HVD54, HVD55, HVD52, HVD50	-			
	Junction-to-ambient thermal resistance	High-K board	HVD51	135.1			
			HVD50, HVD52	116.7			
			HVD53, HVD54, HVD55	93.2			
θ_{JB}	Junction-to-board thermal resistance	High-K board	HVD51	44.4			
			HVD50, HVD52	63.4			
			HVD53, HVD54, HVD55	49.4			
θ_{JC}	Junction-to-case thermal resistance	No board	HVD51	43.5			
			HVD50, HVD52	56.3			
			HVD53, HVD54, HVD55	47.5			
P_D	Device power dissipation	$R_L = 60\Omega$, $C_L = 50\text{ pF}$, Input to D a 50% duty cycle square wave at indicated signaling rate	HVD50 (25Mbps)	420		mW	
			HVD51 (10Mbps)	404			
			HVD52 (1Mbps)	383			
		$R_L = 60\Omega$, $C_L = 50\text{ pF}$, DE at V_{CC} $\overline{RE}$ at 0 V, Input to D a 50% duty cycle square wave at indicated signaling rate	HVD53 (25Mbps)	420			
			HVD54 (10Mbps)	404			
			HVD55 (1Mbps)	383			
T_A	Ambient air temperature	Low-K board, No airflow	HVD50	- 40	55	°C	
			HVD51, HVD52	- 40	84		
			HVD53, HVD54, HVD55	- 40	85		
		High-K board, No airflow	HVD50, HVD51, HVD52	- 40	85		
			HVD53, HVD54, HVD55	- 40	85		
T_{JSD}	Thermal shutdown junction temperature		165				

(1) See *Application Information* section for an explanation of these parameters.

7.9 Typical Characteristics




图 7-1. HVD50, HVD53 RMS Supply Current vs Signaling Rate




图 7-2. HVD51, HVD54 RMS Supply Current vs Signaling Rate




图 7-3. HVD52, HVD55 RMS Supply Current vs Signaling Rate




图 7-4. HVD50, HVD53 BUS Input Current vs Input Voltage

7.9 Typical Characteristics (continued)




图 7-5. HVD51, HVD52, HVD54, HVD55 BUS Input Current vs Input Voltage




图 7-6. Driver LOW-Level Output Current vs Low-Level Output Voltage




图 7-7. Driver High-Level Output Current vs High-Level Output Voltage




图 7-8. Driver Differential Output Voltage vs Free-Air Temperature

7.9 Typical Characteristics (continued)




图 7-9. Driver Output Current vs Supply Voltage




图 7-10. Enable Time vs Common-Mode Voltage
(See 图 7-12)





图 7-11. Differential Output Voltage vs Output Current

7.9 Typical Characteristics (continued)



1. The time t_{pZL}(x) is the measure from DE to V_{OD}(x). V_{OD} is valid when it is greater than 1.5 V.

图 7-12. Driver Enable Time From DE to V_{OD}

8 Parameter Measurement Information




图 8-1. Driver V_{OD} Test Circuit: Voltage and Current Definitions




图 8-2. Driver V_{OD} With Common-Mode Loading Test Circuit

$V_{OD(RING)}$ is measured at four points on the output waveform, corresponding to overshoot and undershoot from the $V_{OD(H)}$ and $V_{OD(L)}$ steady state values.




图 8-3. $V_{OD(RING)}$ Waveform and Definitions




图 8-4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




图 8-5. Driver Switching Test Circuit and Voltage Waveforms




图 8-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




图 8-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




图 8-8. Receiver Voltage and Current Definitions




图 8-9. Receiver Switching Test Circuit and Voltage Waveforms




图 8-10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms




图 8-11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms




图 8-12. Test Circuit, Transient Overvoltage Test

9 Device Information

9.1 LI-Power Standby Mode

When both the driver and receiver are disabled ($\overline{DE}$ low and $\overline{RE}$ high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




图 9-1. Low-Power Standby Logic Diagram

If only the driver is re-enabled ($\overline{DE}$ transitions to high) the driver outputs are driven according to the D input after the enable times given by t_{PZH2} and t_{PZL2} in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs default to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ($\overline{RE}$ transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by t_{PZH2} and t_{PZL2} in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

9.2 Function Tables

**表 9-1. SN65HVD53, SN65HVD54, SN65HVD55
DRIVER**

INPUTS		OUTPUTS	
D	DE	Y	Z
H	H	H	L
L	H	L	H
X	L or open	Z	Z
Open	H	L	H

**表 9-2. SN65HVD53, SN65HVD54, SN65HVD55
RECEIVER**

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
$V_{ID} \leq -0.2 \text{ V}$	L	L
$-0.2 \text{ V} < V_{ID} < -0.02 \text{ V}$	L	?
$-0.02 \text{ V} \leq V_{ID}$	L	H
X	H or open	Z
Open Circuit	L	H
Idle circuit	L	H
Short Circuit, $V_{(A)} = V_{(B)}$	L	H


**表 9-3. SN65HVD50, SN65HVD51, SN65HVD52
DRIVER**

INPUT D	OUTPUTS	
	Y	Z
H	H	L
L	L	H
Open	L	H

**表 9-4. SN65HVD50, SN65HVD51, SN65HVD52
RECEIVER**

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
$V_{ID} \leq -0.2 \text{ V}$	L
$-0.2 \text{ V} < V_{ID} < -0.02 \text{ V}$	?
$-0.02 \text{ V} \leq V_{ID}$	H
Open Circuit	H
Idle circuit	H
Short Circuit, $V_{(A)} = V_{(B)}$	H

9.3 Equivalent Input and Output Schematic Diagrams



	R1/R2	R3
SN65HVD50, SN65HVD53	9 kΩ	45 kΩ
SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55	36 kΩ	180 kΩ

10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Thermal Characteristics of IC Packages

θ_{JA} (**Junction-to-Ambient Thermal Resistance**) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

θ_{JA} is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

θ_{JC} (**Junction-to-Case Thermal Resistance**) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

θ_{JC} is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

θ_{JB} (**Junction-to-Board Thermal Resistance**) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see 图 10-1.




图 10-1. Thermal Resistance

11 Device and Documentation Support

11.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

11.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVD50D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP50
SN65HVD50DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50
SN65HVD50DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50
SN65HVD51D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP51
SN65HVD51DR	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP51
SN65HVD52D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP52
SN65HVD52DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52
SN65HVD52DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52
SN65HVD53D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	65HVD53
SN65HVD53DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD53DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD53DRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53
SN65HVD54DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54
SN65HVD54DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54
SN65HVD55D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	65HVD55
SN65HVD55DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55
SN65HVD55DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD53DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD54DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD55DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD50DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD50DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD52DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD52DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD53DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD54DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65HVD55DR	SOIC	D	14	2500	356.0	356.0	35.0

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT



D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司