



🕳 Order

Now





SN65HVD230, SN65HVD231, SN65HVD232

ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

SN65HVD23x 3.3V CAN 总线收发器

1 特性

- 由 3.3V 单电源供电
- 符合 ISO 11898-2 标准
- PCA82C250 封装的低功耗替代产品
- 总线引脚静电放电 (ESD) 保护超过 ±16kV 人体模型 (HBM)
- 高输入阻抗,允许一条总线上连接多达 120 个节点
- 可调节的驱动器转换时间,能够改善辐射性能
 SN65HVD230 和 SN65HVD231
- SN65HVD230: 低电流待机模式
 - 370µA (典型值)
- SN65HVD231: 超低电流休眠模式
 - 40nA (典型值)
- 针对高达 1Mbps 的数据速率⁽¹⁾ 而设计
- 热关断保护
- 开路故障安全设计
- 针对热插拔 应用的无毛刺脉冲上电和断电保护
- (1) 线路的信号传输速率是指每秒钟的电压转换次数,单位为 bps (每秒比特数)。

- 2 应用
- 工业自动化、控制、传感器和驱动系统
- 电机和机器人控制
- 楼宇和温度控制 (HVAC)
- 电信和基站控制及状态
- 控制器局域网 (CAN) 总线标准,例如 CANopen、 DeviceNet 和 CAN Kingdom


3 说明

SN65HVD230、SN65HVD231 和 SN65HVD232 控制 器局域网 (CAN) 收发器符合 ISO 11898-2 高速 CAN 物理层标准(收发器)规范。这些器件专为数据速率高 达 1Mbps 的应用而设计,而且包括许多保护 特性 来 提供器件和 CAN 网络的稳健性。SN65HVD23x 收发 器设计为与德州仪器 (TI) 具有 CAN 控制器或等效协议 控制器的 3.3V μP、MCU 和 DSP 结合使用。这些器 件旨在用于根据 ISO 11898 标准使用 CAN 串行通信 物理层的 应用 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)
SN65HVD230		
SN65HVD231	SOIC (8)	4.90mm × 3.91mm
SN65HVD232		

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。





SN65HVD230, SN65HVD231, SN65HVD232

ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

2

目录

11

12 13

14

1	寺性1
2	应用1
3	兑明
4	修订历史记录
5	兑明(续)
6	Device Comparison Table 4
7	Pin Configuration and Functions
8	Specifications
•	8.1 Absolute Maximum Ratings 5
	8.2 ESD Ratings
	8.3 Recommended Operating Conditions
	8.4 Thermal Information
	8.5 Electrical Characteristics: Driver
	8.6 Electrical Characteristics: Receiver
	8.7 Switching Characteristics: Driver
	8.8 Switching Characteristics: Receiver
	8.9 Switching Characteristics: Device
	8.10 Device Control-Pin Characteristics
	B.11 Typical Characteristics 10
9	Parameter Measurement Information 13

修订历史记录 4

注: 之前版本的页码可能与当前版本有所不同。

Cł	hanges from Revision N (July 2015) to Revision O	Page
•	Changed Slope Control Resistance - kW To: Slope Control Resistance - $k\Omega$ in Figure 33	22

Changes from Revision M (May 2015) to Revision N

将数据表标题从"SN65HVD230x 3.3V CAN 总线收发器"更改为"SN65HVD23x 3.3V CAN 总线收发器"......1

Changes from Revision L (January 2015) to Revision M

Changes from Revision K (February 2011) to Revision L

•	已添加 引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、 布局 部分、器件和文档支持 部分,以及机械、封装和可订购信息 部分	. 1
•	更改了 特性、 应用和 说明列表	. 1
•	Added THERMAL SHUTDOWN TEMPERATURE AND HYSTERESIS in the Recommended Operating Conditions table	. 6
•	Added the THERMAL SHUTDOWN paragraph to the Application Information section	20
•	Added Figure 34 and Figure 35	25
•	Added the CAN TERMINATION paragraph to the Application Information section	26
•	Added the BUS LOADING, LENGTH AND NUMBER OF NODES paragraph to the Application Information section	28

10.1	Overview 19
10.2	Functional Block Diagram 19
10.3	Feature Description 20
10.4	Device Functional Modes 20
Appl	ication and Implementation 25
11.1	Application Information
11.2	
11.3	
Pow	er Supply Recommendations 32
Layo	out
13.1	Layout Guidelines
13.2	Layout Example 34
器件	和文档支持
14.1	相关链接
14.2	接收文档更新通知 35
14.3	社区资源
14.4	商标
14.5	静电放电警告 35

15 机械、封装和可订购信息...... 35

10 Detailed Description 19

Page

Page

RUMENTS

Page



SN65HVD230, SN65HVD231, SN65HVD232

ZHCSDL3O – MARCH 2001 – REVISED APRIL 2018

Changes from Revision J (January 2009) to Revision K		
Replaced the DISSIPATION RATING TABLE with the Thermal Information table	6	
Changes from Revision I (October 2007) to Revision J	Page	

•	Deleted Low-to-High Propagation Delay Time vs Common-Mode Input Voltage Characteristics	12
•	Deleted Driver Schematic Diagram	12
•	Added Figure 38	32



5 说明 (续)

这些器件可在极其恶劣的环境下工作,具有串线保护、接地失效和过压保护、过热保护以及宽共模工作范围等特性。

CAN 收发器属于 CAN 物理层器件,用于连接单端主机 CAN 协议控制器和工业、楼宇自动化和汽车 应用中的差分 CAN 总线。这些器件在总线上工作于 -2V 至 7V 共模电压范围内,并且能够承受 ±25V 的共模瞬态电压。

SN65HVD230 和 SN65HVD231 通过 R_S 引脚(引脚 8) 提供三种不同的工作模式:高速模式、斜率控制模式和低 功耗模式。将 R_S 引脚接地可选择高速工作模式,该工作模式允许发送器输出晶体管以尽可能快的速度导通和关 断,而且对上升和下降斜率没有限制。另外,可通过在 R_S 引脚与地之间串联一个电阻来调节上升和下降斜率。斜 率将与引脚的输出电流成比例。当电阻值为 10kΩ 时,器件的压摆率约为 15V/μs;当电阻值为 100kΩ 时,器件的 压摆率约为 2V/μs。更多信息,请参见应用信息。

如果对 R_S 引脚施加逻辑高电平, SN65HVD230 将进入低电流待机模式(仅监听)。在此模式下,驱动器将关断,接收器保持工作状态。相比正常模式,该模式的功耗更低,同时仍允许 CAN 控制器监视总线活动以确定是否应使收发器恢复正常模式或斜率控制模式。当器件要向总线发送消息或者器件在待机模式下接收到需要再次准备就绪以进行发送的总线指示时,主机控制器(MCU、DSP)会将器件恢复为发送模式(高速模式或斜率控制模式)。

SN65HVD230 与 SN65HVD231 的区别在于: 当对 R_S 引脚施加逻辑高电平时, SN65HVD231 中的驱动器和接收器均关断。在这种休眠模式下,器件与总线之间将无法进行通信。在通过对 R_S 引脚施加逻辑低电平以重新激活器件之前,器件将始终保持休眠模式。


6 Device Comparison Table

PART NUMBER ⁽¹⁾ LOW POWER MODE		INTEGRATED SLOPE CONTROL	V _{ref} PIN	T _A	MARKED AS:
SN65HVD230	Standby mode	Yes	Yes		VP230
SN65HVD231	Sleep mode	Yes	Yes	40°C to 85°C	VP231
SN65HVD232	No standby or sleep mode	No	No		VP232

(1) For the most current package and ordering information, see 机械、封装和可订购信息, or see the TI web site at www.ti.com.



7 Pin Configuration and Functions



Pin Functions

F	PIN	TYPE	DESCRIPTION		
NAME	NAME NO.		DESCRIPTION		
D	D 1		CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver input		
GND	2	GND	Ground connection		
V _{CC}	3	Supply	Transceiver 3.3V supply voltage		
R 4		0	CAN receive data output (LOW for dominant and HIGH for recessive bus states), also called RXD, receiver output		
V _{ref}	F	0	SN65HVD230 and SN65HVD231: V _{CC} / 2 reference output pin		
NC	5	NC	SN65HVD232: No Connect		
CANL	6	I/O	Low level CAN bus line		
CANH	7	I/O	High level CAN bus line		
R _S	8	I	SN65HVD230 and SN65HVD231: Mode select pin: strong pull down to GND = high speed mode, strong pull up to V_{CC} = low power mode, $10k\Omega$ to $100k\Omega$ pull down to GND = slope control mode		
NC		I	SN65HVD232: No Connect		

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply voltage, V _{CC}	-0.3	6	V
Voltage at any bus terminal (CANH or CANL)	-4	16	V
Voltage input, transient pulse, CANH and CANL, through 100 Ω (see Figure 24)	-25	25	V
Digital Input and Output voltage, VI (D or R)	-0.5	V _{CC} + 0.5	V
Receiver output current, I _O	-11	11	mA
Continuous total power dissipation	See Therma	al Information	
Storage temperature, T _{stg}	-40	85	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

ZHCSDL3O-MARCH 2001-REVISED APRIL 2018



EXAS

www.ti.com.cn

8.2 ESD Ratings

				VALUE	UNIT	
V(FOD)			Human body model (HBM), per ANSI/ESDA/JEDEC JS-	CANH, CANL and GND	±16000	
	Electros ^(SD) discharc		001 ⁽¹⁾	All pins	±4000	V
	alboriare	0	Charged-device model (CDM), per JEDEC specification JI	ESD22-C101 ⁽²⁾	±1000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3		3.6	V
Voltage at any bus terminal (common mode) VIC		-2 ⁽¹⁾		7	V
Voltage at any bus terminal (separately) V _I		-2.5		7.5	V
High-level input voltage, V _{IH}	D, R	2			V
Low-level input voltage, V _{IL} D, R				0.8	V
		-6		6	V
nput voltage, V _(Rs)		0		V_{CC}	V
Input voltage for standby or sleep, V _(Rs)		0.75 V _{CC}		V_{CC}	V
Wave-shaping resistance, Rs		0		100	kΩ
	Driver	-40			mA
Itage at any bus terminal (separately) V_{I} gh-level input voltage, V_{IH} w-level input voltage, V_{IL} ferential input voltage, V_{ID} (see Figure 22) but voltage, $V_{(Rs)}$ but voltage for standby or sleep, $V_{(Rs)}$ ave-shaping resistance, Rs gh-level output current, I_{OH} w-level output current, I_{OL} ermal shutdown temperature ermal shutdown hysteresis	Receiver	-8			
Level and a dead around 1	Driver			48	
Low-level output current, I _{OL}	Receiver			8	mA
Thermal shutdown temperature			165		
Thermal shutdown hysteresis			10		°C
Operating free-air temperature, T _A		-40		85	

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

8.4 Thermal Information

			SN65HVD231	SN65HVD232		
	THERMAL METRIC ⁽¹⁾		D			
			8 PINS			
R_{\thetaJA}	Junction-to-ambient thermal resistance	76.8	101.5	101.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.4	43.3	43.3	°C/W	
R_{\thetaJB}	Junction-to-board thermal resistance	15.3	42.2	42.4	°C/W	
ΨJT	Junction-to-top characterization parameter	1.4	4.8	4.8	°C/W	
ΨJB	Junction-to-board characterization parameter	14.9	41.8	41.8	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



8.5 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PAR	AMETER		1	TEST CONDITIO	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
				$V_{I} = 0 V$,		CANH	2.45		V_{CC}	
V _{OH}	Bus output	Dominant		See Figure Figure 20	18 and	CANL	0.5		1.25	V
	voltage					CANH		2.3		v
V _{OL}		Recessive		See Figure Figure 20	See Figure 18 and Figure 20			2.3		
M		Dominant		$V_I = 0 V$,	See Figure 18		1.5	2	3	V
V _{OD(D)}	Differential	Dominant		$V_I = 0 V$,	See Figure 19		1.2	2	3	v
V	output voltage	Decessive		V _I = 3 V,	See Figure 18		-120	0	12	mV
V _{OD(R)}		Recessive		$V_{I} = 3 V,$	No load		-0.5	-0.2	0.05	V
I _{IH}	High-level input	current		$V_I = 2 V$			-30			μA
IIL	Low-level input	current		V _I = 0.8 V			-30			μA
	Chart aircuit au	tout ourroat		$V_{CANH} = -2$	V		-250		250	~ ^
I _{OS}	Short-circuit ou	tput current		$V_{CANL} = 7 V$	1		-250		250	mA
Co	Output capacita	ance		See receive	r					
		Standby	SN65HVD230	$V_{(Rs)} = V_{CC}$				370	600	٨
.	Supply	Sleep	SN65HVD231	$V_{(Rs)} = V_{CC},$	D at V _{CC}			0.04	1	μA
ICC	current		Dominant	$V_{I} = 0 V,$	No load	Dominant		10	17	
		All devices	Recessive	$V_{I} = V_{CC},$	No load	Recessive		10	17	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

8.6 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	See Table 1			750	900	mV
V _{IT-}	Negative-going input threshold voltage	See Table 1		500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} -)				100		mv
V _{OH}	High-level output voltage	$-6 \text{ V} \le \text{V}_{\text{ID}} \le 500 \text{ mV}, \text{ I}_{\text{O}} = -8 \text{ m}$	nA, See Figure 22	2.4			V
V _{OL}	Low-level output voltage	900 mV \leq V _{ID} \leq 6 V, I _O = 8 mA,	See Figure 22			0.4	v
		$V_{IH} = 7 V$		100		250	
		$V_{IH} = 7 V$, $V_{CC} = 0 V$	Other input at 0 V,	100		350	μA
II.	Bus input current	V _{IH} = -2 V	D = 3 V	-200		-30	
		$V_{IH} = -2 V$, $V_{CC} = 0 V$		-100		-20	μA
CI	CANH, CANL input capacitance	Pin-to-ground, V _I = 0.4 sin(4E6 π t) + 0.5 V	V _(D) = 3 V,		32		pF
C _{Diff}	Differential input capacitance	Pin-to-pin, V ₁ = 0.4 sin(4E6 π t) + 0.5 V	V _(D) = 3 V,		16		pF
R _{Diff}	Differential input resistance	Pin-to-pin, $V_{(D)} = 3 V$		40	70	100	kΩ
RI	CANH, CANL input resistance			20	35	50	kΩ
I _{CC}	Supply current	See driver					

(1) All typical values are at 25°C and with a 3.3-V supply.

SN65HVD230, SN65HVD231, SN65HVD232

ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

8.7 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	
SN65H	IVD230 AND SN65HVD231					·	
		$V_{(Rs)} = 0 V$			35	85	
t _{PLH}	Propagation delay time, low-to-high-level output	R_S with 10 $k\Omega$ to ground			70	125	ns
		R_S with 100 $k\Omega$ to ground			500	870	
		$V_{(Rs)} = 0 V$			70	120	
t _{PHL}	Propagation delay time, high-to-low-level output	R_S with 10 k Ω to ground			130	180	ns
	output	R_S with 100 $k\Omega$ to ground			870	1200	
		$V_{(Rs)} = 0 V$		35			
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	R_S with 10 k Ω to ground	$C_L = 50 \text{ pF},$ See Figure 21		60		ns
		R_S with 100 $k\Omega$ to ground			370		
t _r	Differential output signal rise time			25	50	100	ns
t _f	Differential output signal fall time	$-V_{(Rs)} = 0 V$		40	55	80	ns
t _r	Differential output signal rise time	D with 10 kO to ground		80	120	160	ns
t _f	Differential output signal fall time	$-R_{S}$ with 10 k Ω to ground		80	125	150	ns
t _r	Differential output signal rise time	$-R_{s}$ with 100 k Ω to ground		600	800	1200	ns
t _f	Differential output signal fall time	R _S with 100 kt2 to ground		600	825	1000	ns
SN65H	IVD232					·	
t _{PLH}	HL Propagation delay time, high-to-low-level output				35	85	
t _{PHL}					70	120	
t _{sk(p)}			C _L = 50 pF, See Figure 21		35		ns
t _r	Differential output signal rise time	me		25	50	100	
t _f	Differential output signal fall time			40	55	80	

8.8 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output			35	50	ns
t _{PHL}	Propagation delay time, high-to-low-level output	See Figure 23		35	50	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})				10	ns
t _r	Output signal rise time			1.5		ns
t _f	Output signal fall time	See Figure 23		1.5		ns

8.9 Switching Characteristics: Device

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
		$V_{(Rs)} = 0 V,$	See Figure 26		70	115	
t _(LOOP1)	Total loop delay, driver input to receiver output, recessive to dominant	R_S with 10 k Ω to ground,	See Figure 26		105	175	ns
		R_S with 100 $k\Omega$ to ground,	See Figure 26		535	920	
		$V_{(Rs)} = 0 V,$	See Figure 26		100	135	
t _(LOOP2)	(LOOP2) Total loop delay, driver input to receiver output, dominant to recessive	R_S with 10 k Ω to ground,	See Figure 26		155	185	ns
		R_S with 100 k Ω to ground,	See Figure 26		830	990	



ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

8.10 Device Control-Pin Characteristics


over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	SN65HVD230 wake-up time from standby mode with $\ensuremath{R_S}$	See Figure 25		0.55	1.5	μS
t(WAKE)	SN65HVD231 wake-up time from sleep mode with $\ensuremath{R_S}$	See Figure 25		3	5	μS
V	Poforance output voltage	-5 μA < Ι _(Vref) < 5 μA	0.45 V _{CC}		$0.55 V_{CC}$	V
V _{ref} Reference output voltage		-50 μA < Ι _(Vref) < 50 μA	0.4 V _{CC}		$0.6 V_{CC}$	v
I _(Rs)	Input current for high-speed	$V_{(Rs)} < 1 V$	-450		0	μA

(1) All typical values are at 25°C and with a 3.3-V supply.




8.11 Typical Characteristics





Typical Characteristics (continued)






Figure 11. Driver Low-to-High Propagation Delay Time vs **Free-Air Temperature**




Figure 8. Receiver High-to-Low Propagation Delay Time vs Free-Air Temperature






Figure 10. Driver High-to-Low Propagation Delay Time vs Free-Air Temperature








Typical Characteristics (continued)





9 Parameter Measurement Information








Figure 19. Driver V_{OD}





Figure 20. Driver Output Voltage Definitions



Parameter Measurement Information (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, t_f \leq 6 ns, Z_o = 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 21. Driver Test Circuit and Voltage Waveforms





Figure 22. Receiver Voltage and Current Definitions







- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z₀ = 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 23. Receiver Test Circuit and Voltage Waveforms




Figure 24. Overvoltage Protection



Parameter Measurement Information (continued) Table 1. Receiver Characteristics Over Common Mode With $V_{(Rs)} = 1.2 V$

			,,	(3)		
V _{IC}	V _{ID}	V _{CANH}	V _{CANL}	R OU	TPUT	
-2 V	900 mV	-1.55 V	-2.45 V	L		
7 V	900 mV	8.45 V	6.55 V	L	M	
1 V	6 V	4 V	-2 V	L	V _{OL}	
4 V	6 V	7 V	1 V	L		
-2 V	500 mV	-1.75 V	-2.25 V	Н		
7 V	500 mV	7.25 V	6.75 V	Н		
1 V	-6 V	-2 V	4 V	Н	V _{OH}	
4 V	-6 V	1 V	7 V	Н		
Х	Х	Open	Open	Н		





Figure 25. t(WAKE) Test Circuit and Voltage Waveforms





A. All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns, Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.








Figure 27. Equivalent Input and Output Schematic Diagrams



10 Detailed Description

10.1 Overview

ISO 11898 family of standards are the international standard for high speed serial communication using the controller area network (CAN) bus protocol and physical layers (transceivers). It supports multimaster operation, real time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that provide reliable data transmission. It is suited for networking *intelligent* devices as well as sensors and actuators within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD23x family of 3.3 V CAN transceivers implement the lowest layers of the ISO/OSI reference model, the ISO11898-2 standard. This is the interface with the physical signaling output of the CAN controller of the Texas Instruments µPs, MCUs and DSPs, such as TMS320Lx240x 3.3 V DSPs, as illustrated in Figure 28.




Figure 28. Layered ISO 11898 Standard Architecture

10.2 Functional Block Diagram




Figure 29. Logic Diagram (Positive Logic)



10.3 Feature Description

The SN65HVD230/231/232 are pin-compatible (but not functionally identical) with one another and, depending upon the application, may be used with identical circuit boards.

These transceivers feature single 3.3 V supply operation and standard compatibility with signaling rates up to 1 Mbps, ± 16 kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and opencircuit receiver failsafe. The fail-safe design of the receiver assures a logic high at the receiver output if the bus wires become open circuited.

The bus pins are also maintained in a high-impedance state during low V_{CC} conditions to ensure glitch-free power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also means that an unpowered node does not disturb the bus. Transceivers without this feature usually have a very low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that could affect the entire bus.

10.3.1 V_{ref} Voltage Reference

The V_{ref} pin (pin 5) on the SN65HVD230 and SN65HVD231 is available as a V_{CC}/2 voltage reference. This pin can be connected to the common mode point of a split termination to help further stabilize the common mode voltage of the bus. If the V_{ref} pin is not used it may be left floating.

10.3.2 Thermal Shutdown

If a high ambient temperature or excessive output currents result in thermal shutdown, the driver will be disabled and the bus pins become high impedance. During thermal shutdown the D pin to bus transmission path is blocked and the CAN bus pins are high impedance and biased to a recessive level. Once the thermal shutdown condition is cleared and the junction temperature drops below the thermal shutdown temperature the driver will be reactivated and resume normal operation. During a thermal shutdown the receiver to R pin path remains operational.

10.4 Device Functional Modes

The R_S pin (Pin 8) of the SN65HVD230 and SN65HVD231 provides three different modes of operation: high-speed mode, slope-control mode, and low-power mode.

10.4.1 High-Speed Mode

The high-speed mode can be selected by applying a logic low to the R_S pin (pin 8). The high-speed mode of operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as possible with no internal limitation on the output rise and fall slopes. If the high speed transitions are a concern for emissions performance slope control mode can be used.

If both high speed mode and the low-power standby mode is to be used in the application, direct connection to a μ P, MCU or DSP general purpose output pin can be used to switch between a logic-low level (< 1.2 V) for high speed operation, and the logic-high level (> 0.75 V_{CC}) for standby. Figure 30 shows a typical DSP connection, and Figure 31 shows the HVD230 driver output signal in high-speed mode on the CAN bus.

	8 Rs	IOPF6	
		4	TMS320LF2406
V _{CC} [] 3	6 CANL		or TMS320LF2407
R [4	5 V _{ref}		

Figure 30. R_S (Pin 8) Connection to a TMS320LF2406/07 for High Speed/Standby Operation



Device Functional Modes (continued)




Figure 31. Typical High Speed SN65HVD230 Output Waveform into a $60-\Omega$ Load

10.4.2 Slope Control Mode

Electromagnetic compatibility is essential in many applications while still making use of unshielded twisted pair bus cable to reduce system cost. Slope control mode was added to the SN65HVD230 and SN65HVD231 devices to reduce the electromagnetic interference produced by the rise and fall times of the driver and resulting harmonics. These rise and fall slopes of the driver outputs can be adjusted by connecting a resistor from R_S (pin 8) to ground or to a logic low voltage, as shown in Figure 32. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a ~15 V/µs slew rate, and up to 100 k Ω to achieve a ~2.0 V/µs slew rate as displayed in Figure 33.




Figure 32. Slope Control/Standby Connection to a DSP

Device Functional Modes (continued)




Figure 33. HVD230 Driver Output Signal Slope vs Slope Control Resistance Value

10.4.3 Standby Mode (Listen Only Mode) of the HVD230

If a logic high (> 0.75 V_{CC}) is applied to R_S (pin 8) in Figure 30 and Figure 32, the circuit of the SN65HVD230 enters a low-current, *listen only* standby mode, during which the driver is switched off and the receiver remains active. In this *listen only* state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in Figure 32. The μ P can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The μ P, sensing bus activity, reactivates the driver circuit by placing a logic low (< 1.2 V) on R_S (pin 8).

10.4.4 The Babbling Idiot Protection of the HVD230

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the μ P, MCU or DSP can engage the *listen-only* standby mode of the transceiver to disable the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state (recessive).

10.4.5 Sleep Mode of the HVD231

The unique difference between the SN65HVD230 and the SN65HVD231 is that both driver and receiver are switched off in the SN65HVD231 when a logic high is applied to R_S (pin 8). The device remains in a very low power-sleep mode until the circuit is reactivated with a logic low applied to R_S (pin 8). While in this sleep mode, the bus-pins are in a high-impedance state, while the D and R pins default to a logic high.

10.4.6 Summary of Device Operating Modes

Table 2 shows a summary of the operating modes for the SN65HVD230 and SN65HVD231. Please note that the SN65HVD232 is a basic CAN transceiver has only the normal high speed mode of operation; pins 5 and 8 are no connection (NC).



Device Functional Modes (continued)

			•	0	
R _S Pin		MODE	DRIVER	RECEIVER	RXD Pin
LOW, V _(Rs) < 1.2 V, strong pull down to GND	High Speed Mode		Enabled (ON) High Speed	Enabled (ON)	Mirrors Bus State ⁽¹⁾
LOW, $V_{(Rs)}$ < 1.2 V, 10 k Ω to 100 k Ω pull down to GND	SI	ope Control Mode	Enabled (ON) with Slope Control	Enabled (ON)	Mirrors Bus State
HIGH, $V_{(Rs)} > 0.75 V_{CC}$	Low Current Mode	SN65HVD230: Standby Mode	Disabled (OFF)	Enabled (ON)	Mirrors Bus State
		SN65HVD231: Sleep Mode		Disabled (OFF)	High

Table 2. SN65HVD230 and SN65HVD231 Operating Modes

(1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 3. SN65HVD230 and SN65HVD231 Driver Functions

DRIVER (SN65HVD230, SN65HVD231) ⁽¹⁾							
	Р	OUTI	PUTS	BUS STATE Dominant Recessive Recessive			
INPUT D	R _S	CANH	CANL	DUS STATE			
L	$V_{(Rs)}$ < 1.2 V (including 10	Н	L	Dominant			
Н	kΩ to 100 kΩ pull down to GND)	Z	Z	Recessive			
Open	Х	Z	Z	Recessive			
Х	$V_{(Rs)} > 0.75 V_{CC}$	Z	Z	Recessive			

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

Table 4. SN65HVD230 Receiver Functions

RECEIVER (SN65HVD230) ⁽¹⁾						
DIFFERENTIAL INPUTS	R _S	OUTPUT R				
$V_{ID} \ge 0.9 V$	X	L				
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	X	?				
V _{ID} ≤ 0.5 V	X	Н				
Open	X	Н				

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

Table 5. SN65HVD231 Receiver Functions

RECEIVER (SN65HVD231) ⁽¹⁾									
DIFFERENTIAL INPUTS R _S OUTPUT R									
$V_{ID} \ge 0.9 V$		L							
0.5 V < V _{ID} < 0.9 V	$V_{(Rs)}$ < 1.2 V (including 10 kΩ to 100 kΩ pull down to GND)	?							
$V_{ID} \le 0.5 V$		Н							
X	$V_{(Rs)} > 0.75 V_{CC}$	Н							
X	$1.2 \text{ V} < \text{V}_{(\text{Rs})} < 0.75 \text{ V}_{\text{CC}}$?							
Open	X	Н							

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

SN65HVD230, SN65HVD231, SN65HVD232

ZHCSDL3O-MARCH 2001-REVISED APRIL 2018

Texas Instruments

www.ti.com.cn

Table 6. SN65HVD232 Receiver Functions

RECEIVER (SN65HVD232) ⁽¹⁾							
DIFFERENTIAL INPUTS	OUTPUT R						
V _{ID} ≥ 0.9 V	L						
0.5 V < V _{ID} < 0.9 V	?						
$V_{ID} \le 0.5 V$	Н						
Open	Н						

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

Table 7. SN65HVD232 Driver Functions

DRIVER (SN65HVD232) ⁽¹⁾							
INPUT D	OUTI	DUC STATE					
INPOT	CANH	CANL	BUS STATE				
L	Н	L	Dominant				
Н	Z	Z	Recessive				
Open	Z	Z	Recessive				

(1) H = high level; L = low level; Z = high impedance



11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

This application section provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5-V CAN systems.

11.1.1 CAN Bus States

The CAN bus has two states during powered operation of the device; *dominant* and *recessive*. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to V_{CC} / 2 via the high-resistance internal resistors R₁ and R_{Diff} of the receiver, corresponding to a logic high on the D and R pins. See Figure 34 and Figure 35.




Figure 34. CAN Bus States (Physical Bit Representation)




Figure 35. Simplified Recessive Common Mode Bias and Receiver

11.2 Typical Application

ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

Figure 36 illustrates a typical application of the SN65HVD23x family. The output of the host μ P's CAN controller (TXD) is connected to the transceivers driver input, pin D, and the transceivers receiver output, pin R, is connected to the input of the CAN controller (RXD). The transceiver is attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120 Ω , in the standard half-duplex multipoint topology of Figure 37. Each end of the bus is terminated with 120 Ω resistors in compliance with the standard to minimize signal reflections on the bus.





Figure 36. Details of a Typical CAN Node





11.2.1 Design Requirements

11.2.1.1 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with 120 Ω characteristic impedance (Z₀). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.



Typical Application (continued)




Figure 38. Typical CAN Bus

Termination is typically a 120 Ω resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used (see Figure 39). Split termination utilizes two 60 Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

Care should be taken in the power ratings of the termination resistors used. Typically the worst case condition would be if the system power supply was shorted across the termination resistance to ground. In most cases the current flow through the resistor in this condition would be much higher than the transceiver's current limit.




Figure 39. CAN Bus Termination Concepts

11.2.1.2 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (D pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs (CANH and CANL) to its output (R pin).

Typical Application (continued)

ZHCSDL3O - MARCH 2001 - REVISED APRIL 2018

A typical loop delay for the SN65HVD230 transceiver is displayed in Figure 40. This loop delay will increase as the slope of the driver output is slowed during slope control mode. This increased loop delay means that there is a tradeoff between the total bus length able to be used and the driver's output slope used via the slope control pin of the device. For example, the loop delay for a 10-k Ω resistor from the R_s pin to ground is ~100 ns, and the loop delay for a 100-k Ω resistor is ~500 ns. Therefore, if we use the following rule-of-thumb that the propagation delay of typical twisted pair bus cable is 5 ns/m, we can calculate an approximate cable length trade-off between normal high-speed mode and slope control mode with a 100-k Ω resistor. Using typical values, the loop delay for a recessive to dominant bit with R_s tied directly to ground is 70ns, and with a 100-k Ω resistor is 535 ns. At 5ns/m of propagation delay, which you have to count in both directions the difference is 46.5 meters (535-70)/(2*5).

Another option to improving the elctromagnetic emissions of the device besides slowing down the edge rates of the driver in slope control mode is using quality shielded bus cabling.




Figure 40. 70.7-ns Loop Delay Through the HVD230 With $R_S = 0$

11.2.1.3 Bus Loading, Length and Number of Nodes

The ISO11898 Standard specifies up to 1 Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the SN65HVD23x CAN family. ISO11898-2 specifies the driver differential output with a 60 Ω load (two 120 Ω termination resistors in parallel) and the differential output must be greater than 1.5 V. The SN65HVD23x devices are specified to meet the 1.5 V requirement with a 60 Ω load, and additionally specified with a differential output voltage minimum of 1.2 V across a common mode range of -2 V to 7 V via a 167 Ω coupling network. This network represents the bus loading of 120 SN65HVD23x transceivers based on their minimum differential input resistance of 40 k Ω . Therefore, the SN65HVD23x supports up to 120 transceivers on a single bus segment with margin to the 1.2 V minimum differential input voltage requirement at each node. For CAN network design,



Typical Application (continued)

margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO11898 standard of 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the responsibility of good network design.

11.2.2 Detailed Design Procedure

The following system level considerations should be looked at when designing your application. There are tradeoffs between the total number of nodes, the length of the bus, and the slope of the driver output that need to be evaluated when building up a system

11.2.2.1 Transient Protection

Typical applications that use CAN will sometime require some form of ESD, burst, or surge protection performance at the system level. If these requirements are higher than those of the device some form of external protection may be needed to shield the transceiver against these high power transients that can cause damage. Transient voltage suppressor (TVS) are very commonly used and can help clamp the amount of energy that reaches the transceiver.

11.2.2.2 Transient Voltage Suppressors

Transient voltage suppressors are the preferred protection components for CAN bus applications due to their low capacitance, fast response times and high peak power dissipation limits. The low bus capacitance allows these devices to be used at many, if not all, nodes on the network without having to reduce the data rate. The quick response times in the order of a few picoseconds enable these devices to clamp the energy of very fast transients like ESD and EFT. Lastly, the high peak power ratings enable these devices to handle high energy surge pulses without being damaged.

11.2.3 Application Curve

Typical driver output waveforms from a pulse input signal with different slope control resistances are displayed in Figure 41. The top waveform show the typical differential signal when transitioning from a recessive level to a dominant level on the CAN bus with RS tied to GND through a zero ohm resistor. The second waveform shows the same signal for the condition with a 10k ohm resistor tied from R_S to ground. The bottom waveform shows the typical differential signal for the case where a 100k ohm resistor is tied from the R_S pin to ground.

Typical Application (continued)




Figure 41. Typical SN65HVD230 250-kbps Output Pulse Waveforms With Slope Control

11.3 System Example

11.3.1 ISO 11898 Compliance of SN65HVD23x Family of 3.3 V CAN Transceivers

11.3.1.1 Introduction

Many users value the low power consumption of operating their CAN transceivers from a 3.3 V supply. However, some are concerned about the interoperability with 5 V supplied transceivers on the same bus. This report analyzes this situation to address those concerns.

11.3.1.2 Differential Signal

CAN is a differential bus where complementary signals are sent over two wires and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single-ended output signal.



System Example (continued)




Figure 42. Typical SN65HVD230 Differential Output Voltage Waveform

The CAN driver creates the differential voltage between CANH and CANL in the dominant state. The dominant differential output of the SN65HVD23x is greater than 1.5 V and less than 3 V across a 60 ohm load as defined by the ISO 11898 standard. These are the same limiting values for 5 V supplied CAN transceivers. Typically, the bus termination resistors drive the bus back to the recessive bus state and not the CAN driver.

A CAN receiver is required to output a recessive state when less than 500 mV of differential voltage exists on the bus, and a dominant state when more than 900 mV of differential voltage exists on the bus. The CAN receiver must do this with common-mode input voltages from -2 V to 7 volts per the ISO 11898-2 standard. The SN65HVD23x family receivers meet these same input specifications as 5 V supplied receivers.

11.3.1.2.1 Common Mode Signal

A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Since the bias voltage of the recessive state of the device is dependent on V_{CC} , any noise present or variation of V_{CC} will have an effect on this bias voltage seen by the bus. The SN65HVD23x family has the recessive bias voltage set higher than 0.5^*V_{CC} to comply with the ISO 11898-2 CAN standard which states that the recessive bias voltage must be between 2 V and 3 V. The caveat to this is that the common mode voltage will drop by a couple hundred millivolts when driving a dominant bit on the bus. This means that there is a common mode shift between the dominant bit and recessive bit states of the device. While this is not ideal, this small variation in the driver common-mode output is rejected by differential receivers and does not effect data, signal noise margins or error rates.

11.3.1.3 Interoperability of 3.3-V CAN in 5-V CAN Systems

The 3.3 V supplied SN65HVD23x family of CAN transceivers are fully compatible with 5 V CAN transceivers. The differential output voltage is the same, the recessive common mode output bias is the same, and the receivers have the same input specifications. The only difference is in the dominant common mode output voltage is lower in 3.3 V CAN transceivers than with 5 V supplied transceiver (by a few hundred millivolts).

To help ensure the widest interoperability possible, the SN65HVD23x family has successfully passed the internationally recognized GIFT ICT conformance and interoperability testing for CAN transceivers which is shown in . Electrical interoperability does not always assure interchangeability however. Most implementers of CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard compliance alone does not ensure full interchangeability. This comes only with thorough equipment testing.

TEXAS INSTRUMENTS

www.ti.com.cn

System Example (continued)




Figure 43. 3.3-V and 5-V CAN Transceiver System Testing

12 Power Supply Recommendations

The SN65HVD23x 3.3 V CAN transceivers provide the interface between the 3.3 V μ Ps, MCUs and DSPs and the differential bus lines, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO 11898 standard.

To ensure reliable operation at all data rates and supply voltages, the V_{CC} supply pin of each CAN transceiver should be decoupled with a 100-nF ceramic capacitor located as close to the V_{CC} and GND pins as possible. The TPS76333 is a linear voltage regulator suitable for supplying the 3.3-V supply.



13 Layout

13.1 Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.

Use V_{CC} and ground planes to provide low inductance. Note: high frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.

An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bi-directional diode or varistor solution) and bus filter capacitors C8 and C9 are shown in .

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 44 shows split termination. This is where the termination is split into two resistors, R7 and R8, with the center or split tap of the termination connected to ground via capacitor C7. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues of the bus is not properly terminated on both ends. See the application section for information on power ratings needed for the termination resistor(s).

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (V_{CC}).

Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4.

Since the internal pull up and pull down biasing of the device is weak for floating pins, an external 1k to 10k ohm pull-up or down resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open drain host processor is used to drive the D pin of the device an external pull-up resistor between 1k and 10k ohms should be used to drive the recessive input state of the device (R1).

Pin 8: is shown assuming the mode pin, RS, will be used. If the device will only be used in normal mode or slope control mode, R3 is not needed and the pads of C4 could be used for the pull down resistor to GND.

Pin 5 in is shown for the SN65HVD230 and SN65HVD231 devices which have a V_{ref} output voltage reference. If used, this pin should be tied to the common mode point of the split termination. If this feature is not used, the pin can be left floating.

For the SN65HVD232, pins 5 and 8 are no connect (NC) pin. This means that the pins are not internally connected and can be left floating.



13.2 Layout Example




Figure 44. SN65HVD23x Board Layout



14 器件和文档支持

14.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件以及申请样片或购买产品的快速访问链接。

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
SN65HVD230	单击此处	单击此处	单击此处	单击此处	单击此处
SN65HVD231	单击此处	单击此处	单击此处	单击此处	单击此处
SN65HVD232	单击此处	单击此处	单击此处	单击此处	单击此处

表 8. 相关链接

14.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

14.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

14.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

14.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

14.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

15 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本, 请参阅左侧的导航栏。



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65HVD230DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP230
SN65HVD230DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP230
SN65HVD230DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP230
SN65HVD231D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP231
SN65HVD231DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP231
SN65HVD231DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP231
SN65HVD231DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP231
SN65HVD232D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	VP232
SN65HVD232DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP232
SN65HVD232DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP232
SN65HVD232DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP232

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD230DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD231DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD232DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD230DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD231DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD232DR	SOIC	D	8	2500	353.0	353.0	32.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司