

SNx4ACT08 Quadruple 2-Input Positive-AND Gates

1 Features

- 4.5V to 5.5V V_{CC} operation
- Inputs accept voltages to 5.5V
- Max t_{pd} of 10ns at 5V
- Inputs are TTL-voltage compatible

2 Description

The SNx4ACT08 devices are quadruple 2-input positive-AND gates. These devices perform the Boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Device Information

	D 01100 III	Bovioo information											
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)										
	BQA (WQFN, 14)	3mm x 2.5mm	3mm x 2.5mm										
	N (PDIP, 14)	19.3mm × 9.4mm	19.3mm × 6.35mm										
	NS (SOP, 14)	12.60mm × 7.8mm	12.60mm × 5.30mm										
	DB (SSOP, 14)	6.20mm × 7.8mm	6.20mm × 5.30mm										
SNx4ACT08	PW (TSSOP, 14)	5.00mm × 6.4mm	5.00mm × 4.40mm										
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.91mm										
	J (CDIP, 14)	19.56mm × 7.9mm	19.56mm × 6.67mm										
	W (CFP, 14)	9.21mm x 9mm	9.21mm × 6.3mm										
	FK (LCCC, 20)	8.9mm × 8.9mm	8.9mm × 8.9mm										

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features	1	6.2 Device Functional Modes	8
2 Description	1	7 Application and Implementation	9
3 Pin Configuration and Functions		7.1 Power Supply Recommendations	9
4 Specifications	4	7.2 Layout	
4.1 Absolute Maximum Ratings	4	8 Device and Documentation Support	
4.2 Recommended Operating Conditions		8.1 Documentation Support	10
4.3 Thermal Information	4	8.2 Receiving Notification of Documentation Updates	10
4.4 Electrical Characteristics	5	8.3 Support Resources	10
4.5 Switching Characteristics	<mark>5</mark>	8.4 Electrostatic Discharge Caution	
4.6 Operating Characteristics		8.5 Glossary	
4.7 Typical Characteristics		9 Revision History	
5 Parameter Measurement Information		10 Mechanical, Packaging, and Orderable	
6 Detailed Description	8	Information	10
6.1 Functional Block Diagram			



3 Pin Configuration and Functions




Figure 3-1. SN54ACT08 J or W Packages, 14-Pin CDIP or CFP; SN74ACT08 D, DB, N, NS, and PW; 14-Pin SOIC, SSOP, PDIP, SOP, and TSSOP




Figure 3-2. BQA Package, 14-Pin WQFN (Top View)




Figure 3-3. FK Package, 20-Pin LCCC

Pin Functions

Р	IN	I/O ⁽¹⁾	DESCRIPTION
NAME	NO.	1/0(1/	DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
1Y	3	Output	Channel 1, Output Y
2A	4	Input	Channel 2, Input A
2B	5	Input	Channel 2, Input B
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4B	13	Input	Channel 4, Input B
V _{CC}	14	_	Positive Supply
Thermal Pad ⁽²⁾)	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply

- (1) Signal Types: I = Input, O = Output, I/O = Input or Output
- (2) BQA package only

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND	·		±200	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

		SN54ACT08 SN74ACT08		ACT08	LINUT	
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	V _{CC}	0	V _{CC}	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24	mA
I _{OL}	Low-level output current		24		24	mA
Δt/Δν	Input transition rise and fall rate		8		8	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

4.3 Thermal Information

		SN74ACT08						
	THERMAL METRIC(1)		DB (SSOP)	D (SOIC)	N (PDIP)	NS (PDIP)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	91.3	96	86	80	76	145.7	°C/W

(1) For more information about traditional and new thermal metrics, see the (Semiconductor and IC Package Thermal Metrics) application report.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			SNx4ACT08		SNx4ACT08		UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Ι = 50μΛ	4.5V	4.4	4.49		4.4		4.4		
	I _{OH} = –50μA	5.5V	5.4	5.49		5.4		5.4		
\ <u>\</u>	I _{OH} = -24mA	4.5V	3.86			3.7		3.76		V
V _{OH}	10H24IIIA	5.5V	4.86			4.7		4.76		v
	$I_{OH} = -50 \text{mA}^{(1)}$	5.5V				3.85				
	I _{OH} = -75mA ⁽¹⁾	5.5V						3.85		
	I _{OL} = 50μA	4.5V		0.001	0.1		0.1		0.1	V
		5.5V		0.001	0.1		0.1		0.1	
\ <u>\</u>	I _{OL} = 24mA	4.5V			0.36		0.5		0.44	
V _{OL}		5.5V			0.36		0.5		0.44	v
	I _{OL} = 50mA ⁽¹⁾	5.5V					1.65			
	I _{OL} = 75mA ⁽¹⁾	5.5V							1.65	
I _I	V _I = V _{CC} or GND	5.5V			±0.1		±1		±1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5V			2		80		20	μA
ΔI _{CC} ⁽²⁾	One input at 3.4V, Other inputs at GND or V _{CC}	5.5V		0.6			1.6		1.5	mA
C _i	V _I = V _{CC} or GND	5V		4.5						pF

- (1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2ms.
- (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0V or V_{CC}.

4.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5V ±0.5V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	FROM	то		T _A = 25°C		SNx4A	СТ08	SNx4A0	СТ08	UNIT
		(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII	
t _{PLH}	A or P	V	1	6.5	9	1	10	1	10	no	
t _{PHL}	A or B	ľ	1	6.5	9	1	10	1	10	ns	

4.6 Operating Characteristics


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	T	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50pF,	f = 1MHz	20	pF




4.7 Typical Characteristics

T_A = 25°C (unless otherwise noted)





5 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR ≤1MHz, Z_O = 50Ω, t_r ≤ 2.5ns, t_r ≤ 2.5ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Functional Block Diagram



Logic Diagram, Each Gate (Positive Logic)

6.2 Device Functional Modes

Function Table (Each Gate)

INP	JTS	OUTPUT			
Α	В	Y			
Н	Н	Н			
L	X	L			
Х	L	L			

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1\mu F$ is recommended. If there are multiple V_{CC} pins, $0.01\mu F$ or $0.022\mu F$ is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A $0.1\mu F$ and $1\mu F$ are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Section 7.2.2 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74ACT08

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (August 2024) to Revision E (February 2025)

Page

Added BQA package to Device Information table, Pin Configuration and Functions section, and Thermal
 Information table

Changes from Revision C (October 2003) to Revision D (August 2024)

Page

- Added Device Information table, Pin Functions table, Thermal Information table, Device Functional
 Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical,
 Packaging, and Orderable Information section

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

7-Oct-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-89547022A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89547022A SNJ54ACT 08FK
5962-8954702CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8954702CA SNJ54ACT08J
5962-8954702DA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8954702DA SNJ54ACT08W
SN74ACT08BQAR	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08BQAR.A	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-40 to 85	ACT08
SN74ACT08DBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08DBR.A	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08DRG3	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08DRG3.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08DRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08DRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT08N
SN74ACT08N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74ACT08N
SN74ACT08NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT08
SN74ACT08PW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 85	AD08
SN74ACT08PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08PWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08PWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08
SN74ACT08PWRG4.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD08



-55 to 125

-55 to 125

-55 to 125

-55 to 125

7-Oct-2025

08FK

5962-8954702CA

SNJ54ACT08J

5962-8954702CA SNJ54ACT08J

5962-8954702DA SNJ54ACT08W

5962-8954702DA SNJ54ACT08W



SNJ54ACT08J

SNJ54ACT08J.A

SNJ54ACT08W

SNJ54ACT08W.A

www.ti.com

Package | Pins Lead finish/ MSL rating/ Orderable part number Material type Package gtv | Carrier **RoHS** Op temp (°C) Part marking Status **Ball material** Peak reflow (1) (2) (3) (6) SNJ54ACT08FK Production LCCC (FK) | 20 55 | TUBE No **SNPB** N/A for Pkg Type -55 to 125 5962-Active 89547022A SNJ54ACT 08FK LCCC (FK) | 20 55 | TUBE No **SNPB** SNJ54ACT08FK.A Active Production N/A for Pkg Type -55 to 125 5962-89547022A SNJ54ACT

No

No

No

No

SNPB

SNPB

SNPB

SNPB

N/A for Pkg Type

N/A for Pkg Type

N/A for Pkg Type

N/A for Pkg Type

25 | TUBE

25 | TUBE

25 | TUBE

25 | TUBE

(4)				
(1) Status:	For more details o	n status, see o	ur product l	ife cycle.

Active

Active

Active

Active

Production

Production

Production

Production

CDIP (J) | 14

CDIP (J) | 14

CFP (W) | 14

CFP (W) | 14

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ACT08, SN74ACT08:

Catalog : SN74ACT08

Automotive: SN74ACT08-Q1, SN74ACT08-Q1

Enhanced Product: SN74ACT08-EP, SN74ACT08-EP

Military: SN54ACT08


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 14-Dec-2025


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT08BQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74ACT08DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74ACT08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ACT08DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74ACT08DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ACT08NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74ACT08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 14-Dec-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT08BQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74ACT08DBR	SSOP	DB	14	2000	353.0	353.0	32.0
SN74ACT08DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74ACT08DRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74ACT08DRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74ACT08NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74ACT08PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74ACT08PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

www.ti.com 14-Dec-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89547022A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8954702DA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ACT08N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT08N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT08N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT08N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ACT08FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT08FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT08W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54ACT08W.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com


PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)


CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025