

浮点数字信号处理器

查询样品: [SM320C6727B-EP](#)

1 SM320C6727B DSP

1.1 特性

- **C672x: 32-/64-位 250-MHz 浮点 DSP**
- 从 **C67x DSP C67x™** 升级到:
 - **2X CPU 寄存器 [64 个通用]**
 - 全新音频特定指令
 - 与 **C67x CPU** 兼容
- 增强型存储器系统
 - **256K-字节统一程序/数据 RAM**
 - **384K-字节统一程序/数据 ROM**
 - 来自 **CPU** 的单周期数据存取
 - 大程序高速缓存 (**32K 字节**) 支持 **RAM, ROM,** 和外部存储器
- 外部存储器接口 (**EMIF**) 支持
 - **100-MHz SDRAM (16- 或者 32-位)**
 - 异步 **NOR** 闪存, **SRAM (8-,16-, 或 32-位)**
 - **NAND 闪存 (8- 或者 16-位)**
- 增强型 **I/O** 系统
 - 高性能纵横开关
 - 专用 **McASP DMA** 总线
 - 定数 **I/O** 性能
- **dMAX (双重数据运动加速器)** 支持:
 - **16 个独立通道**
 - 同时处理两个传输请求
 - **1-, 2-, 和 3-维**存储器到存储器和存储器到外设的数据传输
 - 在循环缓冲器 (**FIFO**) 的尺寸不限于 **2ⁿ** 的位置循环寻址
 - 从 **I** 到循环缓冲器的基于表的多阶延迟读和写传输
- **3 个多通道音频串行端口**
 - 高达 **50 MHz** 的发送/接收时钟
 - **6 个**时钟区域和 **16 个**串行数据引脚
 - 支持 **TDM, I2S,** 和相似格式
 - 支持 **DIT (McASP2)**
- 通用主机端口接口 (**UHPI**)
 - 用于高带宽的 **32-位**宽数据总线
 - 复用和非复用地址和数据
- 含有 **3-, 4-, 和 5-引脚**选项的 **2 个 10-MHz SPI** 端口
- 两个集成电路间 (**I2C**) 端口
- 实时中断计数器/监视设备
- 振荡器和软件控制 **PLL**
- **256-端子, 1.0-mm, 16x16** 排列塑料球形栅格阵列 (**PBGA**)
- 应用
- 专业音频
 - 混频器
 - 效果
 - 音频合成器
 - 乐器/放大器建模
 - 音频会议
 - 音频广播
 - 音频编码器
- 新兴音频应用
- 生物辨识
- 医疗电子
- 工业应用
- 支持国防、航空航天、和医疗应用
 - 受控基线
 - 一个组装/测试场所
 - 一个制造场所
 - 可在军用温度范围内 (**-55°C/125°C**) 工作
 - 拓展的产品使用寿命
 - 拓展的产品变更通知
 - 产品可追溯性



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C67x, TMS320C6000, C6000, DSP/BIOS, XDS, TMS320 are trademarks of Texas Instruments.

Philips is a registered trademark of Koninklijke Philips Electronics N.V.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

版权 © 2011, Texas Instruments Incorporated

English Data Sheet: [SPRS793](#)

1.2 说明

SM320C6727B 德州仪器的 C67x 下一代高性能 32-/64-位浮点数字信号处理器。

增强型 C67x+ CPU。 C67x+ CPU 在 C671x DSPs 上使用的 C67x CPU 的增强版本。它与 C67x CPU 兼容但是在每个时钟周期内它的速度、代码密度和浮点性能显著提升。在 300 MHz 时, 此 CPU 通过在每个并行周期执行高达 8 条指令 (其中 6 条是浮点运算指令) 来提供 2400 MIPS/1800 MFLOPS 的最高性能。此 CPU 本身支持 32-位 浮点, 32-位单精度浮点, 和 64-位双精度浮点数学计算。

高效存储器系统。 内存控制器将大型片载 256K 字节 RAM 和 384K 字节 ROM 映射为统一程序/数据内存。由于不像其它设备那样程序内存和数据内存的尺寸没有固定的界限, 开发被简化了。

内存控制器支持单周期从 C67x+ CPU 到 RAM 和 ROM 的数据存取。高达三个到内部 RAM 和 ROM 的并行存取, 访问源来自以下四个源中的三个:

- 来自 C67x+ CPU 的两个 64-位数据存取
- 来自内核和程序高速缓存的一个 256-位程序提取
- 一个来自外设系统 (dMAX 或者 UHPI) 的 32 位数据存取

这个大 (32K-字节) 程序高速缓存转换成用于大部分应用的高命中率 这就避免了大部分到片载存储器的程序/数据存取冲突。这也开启了来自非片载存储器, 例如 SDRAM 的有效程序执行。

高性能纵横开关。 高性能纵横开关可作为不同总线主控 (CPU, dMAX, UHPI) 和不同目标 (外设和内存) 之间的中枢。纵横开关部分连接; 一些连接是不支持的 (例如, UHPI-到-外设连接)。

只要总线主控到一特定目标的传输没有冲突, 通过纵横开关的数据可多重并行传输。当一个冲突确实发生时, 仲裁是一个简单并且定数固定优先级机制。

因为它负责大多数的关键时间 I/O 传输, dMAX 被给与最高优先级, 其次是 UHPI, 最后是 CPU。

dMAX 双重数据运动加速器。 dMAX 是一个设计用来执行数据运动加速的模块。这个数据运动加速器 (dMAX) 控制器处理内部数据存储器控制器和 C672x DSP 上外围设备间的用户编程的数据传输。dMAX 允许对任何可寻址存储器空间的数据写入/读取运动, 包括内部存储器、外设和外部存储器。

dMAX 控制器包括的特性有诸如执行用于高级数据分类的三维数据传输, 作为具有基于阶延迟数据读取和写入功能的循环缓冲器/FIFO 来管理存储器的某一部分。dMAX 控制器能够同时处理两个传输请求 (如果它们来自/去往不同的源/目的)。

外部内存接口 (EMIF) 用于获得灵活性和内存拓展。C672x 上的外部存储器接口支持单条 SDRAM 和单条异步存储器。C6726 和 C6722 上的 EMIF 数据宽度是 16 位, 而 C6727 上的 EMIF 数据宽度是 32 位。

SDRAM 支持含 1, 2, 或者 4 个记忆器组的 x16 和 x32 SDRAM 设备。

C6726 和 C6722 支持高达 128M 位的设备。

C6727 将 SDRAM 的支持能力拓展到 256M-位和 512M-位设备。

异步内存支持特别用于从并行非复用 NOR 闪存设备启动, 此设备可以是 8, 16, or 32 位宽。通过使用通用 I/O 引脚或者上层地址线路, 专用 EMIF 地址线路支持从更大的闪存设备启动。

异步存储器接口还可被配置以支持 8 或者 16 位宽的 NAND 闪存。它包括一个硬件 ECC 计算 (用于 8 位错误), 此计算工作在高达 512 字节的数据块上。

用于高速必行 I/O 的通用主机端口接口。通用主机端口接口是一个并行接口, 通过此接口, 外部主机 CPU 能够访问 DSP 上的存储器。C672x UHPI 支持三种模式:

- 复用地址/数据 - 半字 (16 位宽) 模式 (与 C6713 类似)
- 复用地址/数据 - 全字 (32 位宽) 模式
- 非复用模式 - 16 位地址和 32 位数据总线

UHPI 也可被限制只访问 C672x 地址空间的任意位置上的单一内存页 (64K 字节); 此页可以被改变, 但只有 C672x CPU 能进行此操作。这一特性允许 UHPI 用于高速数据传输, 即便系统对安全要求很高的情况下也是如此。

只有 C6727 上安装有 UHPI。

多通道音频串口 (**McASP0, McASP1, 和 McASP2**) - 多达 **16** 立体声 通道 **I2S**。多通道音频串口与 **CODECs, DACs, ADCs, 和其它设备**无缝连接。它支持普遍**IIS**格式和此格式很多变体, 包括高达**32**个时间槽位的时分复用格式 (**TDM**)。

每个**McASP**包含一个发送和接收部分, 此部分可独立或同步运行; 而且, 每一部分装有它自己的灵活时钟发生器和拓展错误检查逻辑。

当数据通过**McASP**的时候, 它能被重新排列, 这样的话应用代码所使用的定点表示法可以独立于外部设备所使用的表示法, 而不要求任何**CPU**的开销来完成转换。

McASP 是一款可配置模块并支持**2 到16** 个串行数据引脚。它还有一个选项, 就是支持具有全 **384** 位通道状态和用户数据存储器的数据接口发射器 (**DIT**) 模式。

C6722上没有安装**McASP2**。

集成电路间串行端口 (**I2C0, I2C1**)。 **C672x** 包含两个集成电路间串行端口 (**I2C**)。这两个端口的典型应用是, 将一个端口配置成为从端口, 与外部用户接口微控制器相连。另外一个**I2C**串行端口可被 **C672x DSP** 用来控制外部外围设备, 例如 **CODEC** 或者网络控制器, 这些设备都是 **DSP** 设备的功能外设。

这两个 **I2C** 串口与**SPI0** 串口引脚复用。

串行外设接口端口 (**SPI0, SPI1**) 在 **I2C**串口的情况下, **C672x DSP** 还包括两个串行外设接口 (**SPI**) 串口。这允许其中一个 **SPI** 端口被配置成从端口以控制**DSP**而另外一个**SPI**串口被**DSP**用来控制外设。

SPI端口支持一个 **3** 引脚模式和可选 **4** 或 **5** 引脚模式。这个可选引脚包括一个从芯片选择引脚和一个使能引脚, 此使能引脚在硬件或者最大**SPI**吞吐量时执行自动握手。

SPI0 端口与这两个 **I2C**串口 (**I2C0** 和 **I2C1**)引脚复用。 **SPI1** 串口与**McASP0** 和 **McASP1**上串行数据引脚中的 **5** 个引脚兼容。

实时中断定时器 (**RTI**)。这个实时中断定时器模块包括:

- 两个 **32**-位计数器/预分频器对
- 两个输入捕捉 (与 **McASP** 直接存储器存取[**DMA**] 时间相关联以测量采样率)
- 具有自动更新功能的 **4** 个比较
- 数字安全监视装置 (可选) 用于增强系统稳健性

时钟生成 (**PLL** 和 **OSC**)。 **C672x DSP** 包括一个片载振荡器, 此振荡器支持范围在 **12 MHz** 到 **25 MHz** 的晶体。或者, 此时钟可由**CLKIN**引脚从外部提供。


DSP包括一个灵活的、可软件编程的锁相环路 (**PLL**) 时钟生成器。 **PLL**输出被拆分生成 **3** 个不同的时钟域 (**SYSCLK1, SYSCLK2, 和 SYSCLK3**)。 **SYSCLK1** 是 **CPU, 存储器控制器, 和存储器**所使用的时钟。 **SYSCLK2** 由外设子系统和 **dMAX**使用。 **SYSCLK3** 只用于 **EMIF**。

1.2.1 设备兼容性

SM320C6727B 浮点数字信号处理器是在全新 **C67x+ CPU**的基础上设计的。此内核与**TMS320C671x DSP** 上使用的**C67x CPU**内核兼容, 但是由于包含了额外浮点指令的, 使此内核性能得以大幅提升。请参阅 [Section 2.2](#)

1.3 功能方框图

图 1-1显示了 C672x 的功能方框图。



A. UHPI 只安装在 C6727 上。C6722 上没有安装 McASP2。

图 1-1. C672x DSP 方框图

1	SM320C6727B DSP	1	4.2	Absolute Maximum Ratings	31
1.1	特性	1	4.3	Recommended Operating Conditions	31
1.2	说明	2	4.4	Electrical Characteristics	32
1.3	功能方框图	4	4.5	Parameter Information	33
2	Device Overview	6	4.6	Timing Parameter Symbolology	34
2.1	Device Characteristics	6	4.7	Power Supplies	35
2.2	Enhanced C67x+ CPU	7	4.8	Reset	36
2.3	CPU Interrupt Assignments	8	4.9	Dual Data Movement Accelerator (dMAX)	37
2.4	Internal Program/Data ROM and RAM	9	4.10	External Interrupts	42
2.5	Program Cache	10	4.11	External Memory Interface (EMIF)	43
2.6	High-Performance Crossbar Switch	12	4.12	Universal Host-Port Interface (UHPI) [C6727 Only]	53
2.7	Memory Map Summary	15	4.13	Multichannel Audio Serial Ports (McASP0, McASP1, and McASP2)	66
2.8	Boot Modes	16	4.14	Serial Peripheral Interface Ports (SPI0, SPI1)	78
2.9	Pin Assignments	19	4.15	Inter-Integrated Circuit Serial Ports (I2C0, I2C1)	91
2.10	Development	25	4.16	Real-Time Interrupt (RTI) Timer With Digital Watchdog	96
2.11	ORDERING INFORMATION	25	4.17	External Clock Input From Oscillator or CLKIN Pin	99
2.12	Documentation Support	26	4.18	Phase-Locked Loop (PLL)	101
3	Device Configurations	28	5	Application Example	104
3.1	Device Configuration Registers	28	6	Mechanical Data	105
3.2	Peripheral Pin Multiplexing Options	28	6.1	Package Thermal Resistance Characteristics	105
3.3	Peripheral Pin Multiplexing Control	29	6.2	Packaging Information	105
4	Peripheral and Electrical Specifications	31			
4.1	Electrical Specifications	31			

2 Device Overview

2.1 Device Characteristics

[Table 2-1](#) provides an overview of the C672x DSP. The table shows significant features of each device, including the capacity of on-chip memory, the peripherals, the execution time, and the package type with pin count.

Table 2-1. Characteristics of the C672x Processor

HARDWARE FEATURES		C6727B
Peripherals Not all peripheral pins are available at the same time. (For more details, see the Device Configurations section.)	dMAX	1
	EMIF	1 (32-bit)
	UHPI	1
	McASP	3
	SPI	2
	I2C	2
	RTI	1
On-Chip Memory	Size (kB)	32KB Program Cache 256KB RAM 384KB ROM
CPU ID + CPU Rev ID	Control Status Register (CSR.[31:16])	0x0300
Frequency	MHz	250
Cycle Time	ns	4 ns
Voltage	Core (V)	1.2 V
	I/O (V)	3.3 V
Clock Generator Options	Prescaler	/1, /2, /3, ..., /32
	Multiplier	x4, x5, x6, ..., x25
	Postscaler	/1, /2, /3, ..., /32
Process Technology	μm	0.13 μm

2.2 Enhanced C67x+ CPU

The SM320C6727B floating-point digital signal processor is based on the new C67x+ CPU. This core is code-compatible with the C67x CPU core used on the TMS320C671x DSPs, but with significant enhancements including an increase in core operating frequency from 225 MHz to 300 MHz ⁽¹⁾ while operating at 1.2 V.

The CPU fetches 256-bit-wide advanced very-long instruction word (VLIW) fetch packets that are composed of variable-length execute packets. The execute packets can supply from one to eight 32-bit instructions to the eight functional units during every clock cycle. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures. Additionally, execute packets can now span fetch packets, providing a code size improvement over the C67x CPU core.

The CPU features two data paths, shown in [Figure 2-1](#), each composed of four functional units (.D, .M, .S, and .L) and a register file. The .D unit in each data path is a data-addressing unit that is responsible for all data transfers between the register files and the memory. The .M functional units are dedicated for multiplies, and the .S and .L functional units perform a general set of arithmetic, logical, and branch functions. All instructions operate on registers as opposed to data in memory, but results stored in the 32-bit registers can be subsequently moved to memory as bytes, half-words, or words.




Figure 2-1. CPU Data Paths

The register file in each data path contains 32 32-bit registers for a total of 64 general-purpose registers. This doubles the number of registers found on the C67x CPU core, allowing the optimizing C compiler to pipeline more complex loops by decreasing register pressure significantly.

The four functional units in each data path of the CPU can freely share the 32 registers belonging to that data path. Each data path also features a single cross path connected to the register file on the opposing data path. This allows each data path to source one cross-path operand per cycle from the opposing register file. On the C67x+ CPU, this single cross-path operand can be used by two functional units per cycle, an improvement over the C67x CPU in which only one functional unit could use the cross-path operand. In addition, the cross-path register read(s) are not counted as part of the limit of four reads of the same register in a single cycle.

The C67x+ CPU executes all C67x instructions plus new floating-point instructions to improve performance specifically during audio processing. These new instructions are listed in [Table 2-2](#).

(1) CPU speed is device-dependent. See [Table 2-1](#).

Table 2-2. New Floating-Point Instructions for C67x+ CPU

INSTRUCTION	FLOATING-POINT OPERATION ⁽¹⁾	IMPROVES
MPYSPDP	SP x DP → DP	Faster than MPYDP. Improves high Q biquads (bass management) and FFT.
MPYSP2DP	SP x SP → DP	Faster than MPYDP. Improves Long FIRs (EQ).
ADDSP (new to CPU "S" Unit)	SP + SP → SP	Now up to four floating-point add and subtract operations in parallel. Improves FFT performance and symmetric FIR.
ADDDP (new to CPU "S" Unit)	DP + DP → DP	
SUBSP (new to CPU "S" Unit)	SP – SP → SP	
SUBDP (new to CPU "S" Unit)	DP – DP → DP	

(1) SP means IEEE Single-Precision (32-bit) operations and DP means IEEE Double-Precision (64-bit) operations.

Finally, two new registers, which are dedicated to communication with the dMAX unit, have been added to the C67x+ CPU. These registers are the dMAX Event Trigger Register (DETR) and the dMAX Event Status Register (DESR). They allow the CPU and dMAX to communicate without requiring any accesses to the memory system.

2.3 CPU Interrupt Assignments

Table 2-3 lists the interrupt channel assignments on the C672x device. If more than one source is listed, the interrupt channel is shared and an interrupt on this channel could have come from any of the enabled peripherals on that channel.

The dMAX peripheral has two CPU interrupts dedicated to reporting FIFO status (INT7) and transfer completion (INT8). In addition, the dMAX can generate interrupts to the CPU on lines INT9–13 and INT15 in response to peripheral events. To enable this functionality, the associated Event Entry within the dMAX can be programmed so that a CPU interrupt is generated when the peripheral event is received.

Table 2-3. CPU Interrupt Assignments

CPU INTERRUPT	INTERRUPT SOURCE
INT0	RESET
INT1	NMI (From dMAX or EMIF Interrupt)
INT2	Reserved
INT3	Reserved
INT4	RTI Interrupt 0
INT5	RTI Interrupts 1, 2, 3, and RTI Overflow Interrupts 0 and 1.
INT6	UHPI CPU Interrupt (from External Host MCU)
INT7	FIFO status notification from dMAX
INT8	Transfer completion notification from dMAX
INT9	dMAX event (0x2 specified in the dMAX interrupt event entry)
INT10	dMAX event (0x3 specified in the dMAX interrupt event entry)
INT11	dMAX event (0x4 specified in the dMAX interrupt event entry)
INT12	dMAX event (0x5 specified in the dMAX interrupt event entry)
INT13	dMAX event (0x6 specified in the dMAX interrupt event entry)
INT14	I2C0, I2C1, SPI0, SPI1 Interrupts
INT15	dMAX event (0x7 specified in the dMAX interrupt event entry)

2.4 Internal Program/Data ROM and RAM

The organization of program/data ROM and RAM on C672x is simple and efficient. ROM is organized as two 256-bit-wide pages with four 64-bit-wide banks. RAM is organized as a single 256-bit-wide page with eight 32-bit-wide banks.

The internal memory organization is illustrated in Figure 2-2 (ROM) and Figure 2-3 (RAM).




Figure 2-2. Program/Data ROM Organization




Figure 2-3. Program/Data RAM Organization

The C672x memory controller supports up to three parallel accesses to the internal RAM and ROM from three of the following four sources as long as there are no bank conflicts:

- Two 64-bit data accesses from the C67x+ CPU
- One 256-bit-wide program fetch from the program cache
- One 32-bit data access from the peripheral system (either dMAX or UHPI)

A program cache miss is 256 bits wide and conflicts only with data accesses to the same page. Multiple data accesses to different pages, or to the same page but different banks will occur without conflict.

The organization of the C672x internal memory system into multiple pages (3 total) and a large number of banks (16 total) means that it is straightforward to optimize DSP code to avoid data conflicts. Several factors, including the large program cache and the partitioning of the memory system into multiple pages, minimize the number of program versus data conflicts.

The result is an efficient memory system which allows easy tuning towards the maximum possible CPU performance.

The C672x ROM consists of a software bootloader plus additional software. Please refer to the *C9230C100 TMS320C672x Floating-Point Digital Signal Processors ROM Data Manual* (literature number SPRS277) for more details on the ROM contents.

2.5 Program Cache

The C672x DSP executes code directly from a large on-chip 32K-byte program cache. The program cache has these key features:

- Wide 256-bit path to internal ROM/RAM
- Single-cycle access on cache hits
- 2-cycle miss penalty to internal ROM/RAM
- Caches external memory as well as ROM/RAM
- Direct-mapped
- Modes: Enable, Freeze, Bypass
- Software invalidate to support code overlay

The program cache line size is 256 bits wide and is matched with a 256-bit-wide path between cache and internal memory. This allows the program cache to fill an entire line (corresponding to eight C67x+ CPU instructions) with only a single miss penalty of 2 cycles.

The program cache control registers are listed in [Table 2-4](#).

Table 2-4. Program Cache Control Registers

REGISTER NAME	BYTE ADDRESS	DESCRIPTION
L1PISAR	0x2000 0000	L1P Invalidate Start Address
L1PICR	0x2000 0004	L1P Invalidate Control Register

CAUTION

Any application which modifies the contents of program RAM (for example, a program overlay) must invalidate the addresses from program cache to maintain coherency by explicitly writing to the L1PISAR and L1PICR registers.

The Cache Mode (Enable, Freeze, Bypass) is configured through a CPU internal register (CSR, bits 7:5). These options are listed in [Table 2-5](#). Typically, only the Cache Enable Mode is used. But advanced users may utilize Freeze and Bypass modes to tune performance.

Table 2-5. Cache Modes Set Through PCC Field of CSR CPU Register on C672x

CPU CSR[7:5]	CACHE MODE
000b	Enable (Deprecated - Means direct mapped RAM on some C6000 devices)
010b	Enable - Cache is enabled, cache misses cause a line fill.
011b	Freeze - Cache is enabled, but contents are unchanged by misses.
100b	Bypass - Forces cache misses, cache contents frozen.
Other Values	Reserved - Not Supported

CAUTION

Although the reset value of CSR[7:5] (PCC field) is 000b, the value may be modified during the boot process by the ROM code. Refer to the appropriate ROM data sheet for more details. However, note that the cache may be **disabled** when control is actually passed to application code. Therefore, it may be necessary to write '010b' to the PCC field to explicitly enable the cache at the start of application code.

CAUTION

Changing the cache mode through CSR[7:5] does not invalidate any lines already in the cache. To invalidate the cache after modifications are made to program space, the control registers L1PISAR and L1PICR must be used.

2.6 High-Performance Crossbar Switch

The C672x DSP includes a high-performance crossbar switch that acts as a central hub between bus masters and targets. [Figure 2-4](#) illustrates the connectivity of the crossbar switch.




Figure 2-4. Block Diagram of Crossbar Switch

As shown in [Figure 2-4](#), there are five bus masters:

- | | |
|----|---|
| M1 | Memory controller DMP for CPU data accesses to peripherals and EMIF. |
| M2 | Memory controller PMP for program cache fills from the EMIF. |
| M3 | dMAX HiMAX master port for high-priority DMA accesses. |
| M4 | dMAX LoMAX master port for lower-priority DMA accesses. |
| M5 | UHPI master port for an external MCU to access on-chip and off-chip memories. |

The five bus masters arbitrate for five different target groups:

T1	On-chip memories through the CPU Slave Port (CSP).
T2	Memories on the external memory interface (EMIF).
T3	Peripheral registers through the peripheral configuration bus.
T4	McASP serializers through the dedicated McASP DMA bus.
T5	dMAX registers.

The crossbar switch supports parallel accesses from different bus masters to different targets. When two or more bus masters contend for the same target beginning at the same cycle, then the highest-priority master is given ownership of the target while the other master(s) are stalled. However, once ownership of the target is given to a bus master, it is allowed to complete its access before ownership is arbitrated again. Following are two examples.

Example 1: Simultaneous accesses without conflict

- dMAX HiMAX accesses McASP Data Port for transfer of audio data.
- dMAX LoMAX accesses SPI port for control processing.
- UHPI accesses internal RAM through the CSP.
- CPU fills program cache from EMIF.

Example 2: Conflict over a shared resource

- dMAX HiMAX accesses RTI port for McASP sample rate measurement.
- dMAX LoMAX accesses SPI port for control processing.

In Example 2, both masters contend for the same target, the peripheral configuration bus. The HiMAX access will be given priority over the LoMAX access.


The master priority is illustrated in [Figure 2-4](#) by the numbers 1 through 4 in the bus arbiter symbols. Note that the EMIF arbitration is distributed so that only one bridge crossing is necessary for PMP accesses. The effect is that PMP has 5th priority to the EMIF but lower latency.

A bus bridge is needed between masters and targets which run at different clock rates. The bus bridge contains a small FIFO to allow the bridge to accept an incoming (burst) access at one clock rate and pass it through the bridge to a target running at a different rate. [Table 2-6](#) lists the FIFO properties of the four bridges (BR1, BR2, BR3, and BR4) in [Figure 2-4](#).

Table 2-6. Bus Bridges

LABEL	BRIDGE DESCRIPTION	MASTER CLOCK	TARGET CLOCK
BR1	DMP Bridge to peripherals, dMAX, EMIF	SYSCLK1	SYSCLK2
BR2	dMAX, UHPI to ROM/RAM (CSP)	SYSCLK2	SYSCLK1
BR3	PMP to EMIF	SYSCLK1	SYSCLK3
BR4	CPU, UHPI, and dMAX to EMIF	SYSCLK2	SYSCLK3

Figure 2-5 shows the bit layout of the device-level bridge control register (CFGBRIDGE) and Table 2-7 contains a description of the bits.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 2-5. CFGBRIDGE Register Bit Layout (0x4000 0024)

Table 2-7. CFGBRIDGE Register Bit Field Description (0x4000 0024)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:1	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
0	CSPRST	1	R/W	Resets the CSP Bridge (BR2 in Figure 2-4). 1 = Bridge Reset Asserted 0 = Bridge Reset Released

CAUTION

The CSPRST bit must be asserted after any change to the PLL that affects SYSCLK1 and SYSCLK2 and must be released before any accesses to the CSP bridge occur from either the dMAX or the UHPI.

2.7 Memory Map Summary

A high-level memory map of the C672x DSP appears in [Table 2-8](#). The base address of each region is listed. **Any address past the end address must not be read or written.** The table also lists whether the regions are word-addressable or byte- and word-addressable.

Table 2-8. C672x Memory Map

DESCRIPTION	BASE ADDRESS	END ADDRESS	BYTE- OR WORD-ADDRESSABLE
Internal ROM Page 0 (256K Bytes)	0x0000 0000	0x0003 FFFF	Byte and Word
Internal ROM Page 1 (128K Bytes)	0x0004 0000	0x0005 FFFF	Byte and Word
Internal RAM Page 0 (256K Bytes)	0x1000 0000	0x1003 FFFF	Byte and Word
Memory and Cache Control Registers	0x2000 0000	0x2000 001F	Word Only
Emulation Control Registers (Do Not Access)	0x3000 0000	0x3FFF FFFF	Word Only
Device Configuration Registers	0x4000 0000	0x4000 0083	Word Only
PLL Control Registers	0x4100 0000	0x4100 015F	Word Only
Real-time Interrupt (RTI) Control Registers	0x4200 0000	0x4200 00A3	Word Only
Universal Host-Port Interface (UHPI) Registers	0x4300 0000	0x4300 0043	Word Only
McASP0 Control Registers	0x4400 0000	0x4400 02BF	Word Only
McASP1 Control Registers	0x4500 0000	0x4500 02BF	Word Only
McASP2 Control Registers	0x4600 0000	0x4600 02BF	Word Only
SPI0 Control Registers	0x4700 0000	0x4700 007F	Word Only
SPI1 Control Registers	0x4800 0000	0x4800 007F	Word Only
I2C0 Control Registers	0x4900 0000	0x4900 007F	Word Only
I2C1 Control Registers	0x4A00 0000	0x4A00 007F	Word Only
McASP0 DMA Port (any address in this range)	0x5400 0000	0x54FF FFFF	Word Only
McASP1 DMA Port (any address in this range)	0x5500 0000	0x55FF FFFF	Word Only
McASP2 DMA Port (any address in this range)	0x5600 0000	0x56FF FFFF	Word Only
dMAX Control Registers	0x6000 0000	0x6000 008F	Word Only
MAX0 (HiMAX) Event Entry Table	0x6100 8000	0x6100 807F	Byte and Word
Reserved	0x6100 8080	0x6100 809F	
MAX0 (HiMAX) Transfer Entry Table	0x6100 80A0	0x6100 81FF	Byte and Word
MAX1 (LoMAX) Event Entry Table	0x6200 8000	0x6200 807F	Byte and Word
Reserved	0x6200 8080	0x6200 809F	
MAX1 (LoMAX) Transfer Entry Table	0x6200 80A0	0x6200 81FF	Byte and Word
External SDRAM space on EMIF	0x8000 0000	0x8FFF FFFF	Byte and Word
External Asynchronous / Flash space on EMIF	0x9000 0000	0x9FFF FFFF	Byte and Word
EMIF Control Registers	0xF000 0000	0xF000 00BF	Word Only ⁽¹⁾

- (1) The upper byte of the EMIF's SDRAM Configuration Register (SDCR[31:24]) is byte-addressable to support placing the EMIF into the Self-Refresh State without triggering the SDRAM Initialization Sequence.

2.8 Boot Modes

The C672x DSP supports only one hardware bootmode option, this is to boot from the internal ROM starting at address 0x0000 0000. Other bootmode options are implemented by a software bootloader stored in ROM. The software bootloader uses the CFGPIN0 and CFGPIN1 registers, which capture the state of various device pins at reset, to determine which mode to enter. Note that in practice, only a few pins are used by the software.

CAUTION

Only an externally applied $\overline{\text{RESET}}$ causes the CFGPIN0 and CFGPIN1 registers to recapture their associated pin values. Neither an emulator reset nor a RTI reset causes these registers to update.

The ROM bootmodes include:

- Parallel Flash on $\overline{\text{EM_CS}}[2]$
- SPI0 or I2C1 master mode from serial EEPROM
- SPI0 or I2C1 slave mode from external MCU
- UHPI from an external MCU

Table 2-9 describes the required boot pin settings at device reset for each bootmode.

Table 2-9. Required Boot Pin Settings at Device Reset

BOOT MODE	$\overline{\text{UHPI_HCS}}$	SPI0_SOMI	SPI0_SIMO	SPI0_CLK
UHPI	0	BYTEAD ⁽¹⁾	FULL ⁽¹⁾	NMUX ⁽¹⁾
Parallel Flash	1	0	1	0
SPI0 Master	1	0	0	1
SPI0 Slave	1	0	1	1
I2C1 Master	1	1	0	1
I2C1 Slave	1	1	1	1

(1) When $\overline{\text{UHPI_HCS}}$ is 0, the state of the SPI0_SOMI, SPI0_SIMO, and SPI0_CLK pins is copied into the specified bits in the CFGHPI register described in Table 4-12.

Refer to the *C9230C100 TMS320C672x Floating-Point Digital Signal Processor ROM Data Manual* (literature number SPRS277) for details on supported bootmodes and their implementation.

Figure 2-6 shows the bit layout of the CFGPIN0 register and Table 2-10 contains a description of the bits.

31	Reserved						8
7	6	5	4	3	2	1	0
PINCAP7	PINCAP6	PINCAP5	PINCAP4	PINCAP3	PINCAP2	PINCAP1	PINCAP0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 2-6. CFGPIN0 Register Bit Layout (0x4000 0000)

Table 2-10. CFGPIN0 Register Bit Field Description (0x4000 0000)

BIT NO.	NAME	DESCRIPTION
31:8	Reserved	Reads are indeterminate. Only 0s should be written to these bits.
7	PINCAP7	SPI0_SOMI/I2C0_SDA pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
6	PINCAP6	SPI0_SIMO pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
5	PINCAP5	SPI0_CLK/I2C0_SCL pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
4	PINCAP4	$\overline{\text{SPI0_SCS}}$ /I2C1_SCL pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
3	PINCAP3	$\overline{\text{SPI0_ENA}}$ /I2C1_SDA pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
2	PINCAP2	AXR0[8]/AXR1[5]/SPI1_SOMI pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
1	PINCAP1	AXR0[9]/AXR1[4]/SPI1_SIMO pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
0	PINCAP0	AXR0[7]/SPI1_CLK pin state captured on rising edge of $\overline{\text{RESET}}$ pin.

Figure 2-7 shows the bit layout of the CFGPIN1 register and Table 2-11 contains a description of the bits.

31							8								
Reserved															
7		6		5		4		3		2		1		0	
PINCAP15		PINCAP14		PINCAP13		PINCAP12		PINCAP11		PINCAP10		PINCAP9		PINCAP8	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 2-7. CFGPIN1 Register Bit Layout (0x4000 0004)

Table 2-11. CFGPIN1 Register Bit Field Description (0x4000 0004)

BIT NO.	NAME	DESCRIPTION
31:8	Reserved	Reads are indeterminate. Only 0s should be written to these bits.
7	PINCAP15	AXR0[5]/SPI1_SCS pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
6	PINCAP14	AXR0[6]/SPI1_ENA pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
5	PINCAP13	UHPI_HCS pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
4	PINCAP12	UHPI_HD[0] pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
3	PINCAP11	EM_D[16]/UHPI_HA[0] pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
2	PINCAP10	AFSX0 pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
1	PINCAP9	AFSR0 pin state captured on rising edge of $\overline{\text{RESET}}$ pin.
0	PINCAP8	AXR0[0] pin state captured on rising edge of $\overline{\text{RESET}}$ pin.

2.9 Pin Assignments

2.9.1 Pin Maps

Figure 2-8 shows the pin assignments on the 256-terminal GDH package.

T	V _{SS}	DV _{DD}	EM_WE	EM_D[7]	EM_D[5]	EM_D[3]	V _{SS}	EM_D[0]	EM_D[14]	V _{SS}	EM_D[11]	EM_D[9]	EM_WE_DQM[1]	EM_CKE	DV _{DD}	V _{SS}
R	DV _{DD}	EM_D[23] /UHPI_HA[7]	EM_CAS	EM_WE_DQM[0]	EM_D[6]	EM_D[4]	EM_D[2]	EM_D[1]	EM_D[15]	EM_D[13]	EM_D[12]	EM_D[10]	EM_D[8]	EM_CLK	EM_WE_DQM[3]	DV _{DD}
P	TCK	UHPI_HD[24]	EM_D[21] /UHPI_HA[5]	EM_D[20] /UHPI_HA[4]	EM_D[19] /UHPI_HA[3]	EM_D[17] /UHPI_HA[1]	EM_D[31] /UHPI_HA[15]	DV _{DD}	EM_D[28] /UHPI_HA[12]	EM_D[26] /UHPI_HA[10]	EM_D[24] /UHPI_HA[8]	EM_A[12]	EM_WE_DQM[2]	UHPI_HD[7]	EM_A[11]	EM_A[9]
N	EMU[1]	UHPI_HD[25]	UHPI_HD[26]	EM_D[22] /UHPI_HA[6]	DV _{DD}	EM_D[18] /UHPI_HA[2]	EM_D[16] /UHPI_HA[0]	EM_D[30] /UHPI_HA[14]	EM_D[29] /UHPI_HA[13]	EM_D[27] /UHPI_HA[11]	EM_D[25] /UHPI_HA[9]	DV _{DD}	UHPI_HD[5]	UHPI_HD[6]	EM_A[8]	EM_A[7]
M	EMU[0]	TDO	UHPI_HD[27]	DV _{DD}	V _{SS}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	V _{SS}	DV _{DD}	UHPI_HD[2]	EM_A[6]	EM_A[5]
L	TDI	UHPI_HD[30]	UHPI_HD[28]	UHPI_HD[29]	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	UHPI_HD[3]	UHPI_HD[4]	EM_A[4]	EM_A[3]
K	V _{SS}	PLLHV	TMS	TRST	CV _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	CV _{DD}	UHPI_HD[0]	UHPI_HD[1]	EM_A[2]	V _{SS}
J	OSCV _{SS}	OSCIN	OSCOU	OSCV _{DD}	CV _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	CV _{DD}	UHPI_HD[15]	DV _{DD}	EM_A[1]	EM_A[0]
H	UHPI_HD[16] /HHWIL	CLKIN	V _{SS}	UHPI_HD[31]	CV _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	CV _{DD}	UHPI_HD[14]	UHPI_HD[13]	EM_A[10]	EM_BA[1]
G	V _{SS}	RESET	UHPI_HD[17]	UHPI_HD[18]	CV _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	CV _{DD}	UHPI_HD[12]	UHPI_HD[11]	EM_BA[0]	V _{SS}
F	AFSR1	AFSX1	UHPI_HD[19]	UHPI_HD[20]	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	UHPI_HD[10]	UHPI_HD[9]	EM_CS[0]	EM_RAS
E	ACLKR1	ACLKX1	UHPI_HD[21]	DV _{DD}	V _{SS}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	CV _{DD}	V _{SS}	DV _{DD}	UHPI_HD[8]	EM_CS[2]	EM_RW
D	AHCLKX1	AMUTE1	UHPI_HD[22]	DV _{DD}	DV _{DD}	UHPI_HRDY	UHPI_HDS[1]	UHPI_HRW	UHPI_HCNTL[0]	AMUTE2/ HINT	ACLKX2	DV _{DD}	DV _{DD}	EM_WAIT	EM_OE	SPI0_ENA /I2C1_SDA
C	AMUTE0	AHCLKX0 /AHCLKX2	UHPI_HD[23]	UHPI_HBE[2]	UHPI_HBE[1]	UHPI_HBE[0]	UHPI_HDS[2]	UHPI_HCS	UHPI_HAS	UHPI_HCNTL[1]	AFSX2	AFSR2	ACLKR2	AHCLKR2	SPI0_SCS /I2C1_SCL	SPI0_CLK /I2C0_SCL
B	DV _{DD}	UHPI_HBE[3]	AHCLKR0 /AHCLKR1	AFSR0	AXR0[15] /AXR2[0]	AXR0[13] /AXR1[0]	AXR0[12] /AXR1[1]	AXR0[10] /AXR1[3]	AXR0[8] /AXR1[5] /SPI1_SOMI	AXR0[7] /SPI1_CLK	AXR0[5] /SPI1_SCS	AXR0[3]	AXR0[1]	SPI0_SOMI /I2C0_SDA	SPI0_SIMO	DV _{DD}
A	V _{SS}	DV _{DD}	AFSX0	ACLKX0	ACLKR0	AXR0[14] /AXR2[1]	V _{SS}	AXR0[11] /AXR1[2]	AXR0[9] /AXR1[4] /SPI1_SIMO	V _{SS}	AXR0[6] /SPI1_ENA	AXR0[4]	AXR0[2]	AXR0[0]	DV _{DD}	V _{SS}
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 2-8. 256-Terminal Ball Grid Array (GDH Suffix)—Bottom View

2.9.2 Terminal Functions

Table 2-12, the Terminal Functions table, identifies the external signal names, the associated pin/ball numbers along with the mechanical package designator, the pin type (I, O, IO, OZ, or PWR), whether the pin/ball has any internal pullup/pulldown resistors, whether the pin/ball is configurable as an IO in GPIO mode, and a functional pin description.

Table 2-12. Terminal Functions

SIGNAL NAME	PIN	TYPE ⁽¹⁾	PULL ⁽²⁾	GPIO ⁽³⁾	DESCRIPTION
External Memory Interface (EMIF) Address and Control					
EM_A[0]	J16	O	-	N	EMIF Address Bus
EM_A[1]	J15	O	-	N	
EM_A[2]	K15	O	-	N	
EM_A[3]	L16	O	-	N	
EM_A[4]	L15	O	-	N	
EM_A[5]	M16	O	-	N	
EM_A[6]	M15	O	-	N	
EM_A[7]	N16	O	-	N	
EM_A[8]	N15	O	-	N	
EM_A[9]	P16	O	-	N	
EM_A[10]	H15	O	-	N	
EM_A[11]	P15	O	-	N	
EM_A[12]	P12	O	IPD	N	
EM_BA[0]	G15	O	-	N	SDRAM Bank Address and Asynchronous Memory Low-Order Address
EM_BA[1]	H16	O	-	N	
EM_CS[0]	F15	O	-	N	SDRAM Chip Select
EM_CS[2]	E15	O	-	N	Asynchronous Memory Chip Select
EM_CAS	R3	O	-	N	SDRAM Column Address Strobe
EM_RAS	F16	O	-	N	SDRAM Row Address Strobe
EM_WE	T3	O	-	N	SDRAM/Asynchronous Write Enable
EM_CKE	T14	O	-	N	SDRAM Clock Enable
EM_CLK	R14	O	-	N	EMIF Output Clock
EM_WE_DQM[0]	R4	O	-	N	Write Enable or Byte Enable for EM_D[7:0]
EM_WE_DQM[1]	T13	O	-	N	Write Enable or Byte Enable for EM_D[15:8]
EM_WE_DQM[2]	P13	O	IPU	N	Write Enable or Byte Enable for EM_D[23:16]
EM_WE_DQM[3]	R15	O	IPU	N	Write Enable or Byte Enable for EM_D[31:24]
EM_OE	D15	O	-	N	SDRAM/Asynchronous Output Enable
EM_RW	E16	O	-	N	Asynchronous Memory Read/not Write
EM_WAIT	D14	I	IPU	N	Asynchronous Wait Input (<i>Programmable Polarity</i>) or Interrupt (<i>NAND</i>)

(1) TYPE column refers to pin direction in functional mode. If a pin has more than one function with different directions, the functions are separated with a slash (/).

(2) PULL column:
IPD = Internal Pulldown resistor
IPU = Internal Pullup resistor

(3) If the GPIO column is 'Y', then in GPIO mode, the pin is configurable as an IO unless otherwise marked.

Table 2-12. Terminal Functions (continued)

SIGNAL NAME	PIN	TYPE ⁽¹⁾	PULL ⁽²⁾	GPIO ⁽³⁾	DESCRIPTION
External Memory Interface (EMIF) Data Bus / Universal Host-Port Interface (UHPI) Address Bus Option					
EM_D[0]	T8	IO	-	N	EMIF Data Bus [Lower 16 Bits]
EM_D[1]	R8	IO	-	N	
EM_D[2]	R7	IO	-	N	
EM_D[3]	T6	IO	-	N	
EM_D[4]	R6	IO	-	N	
EM_D[5]	T5	IO	-	N	
EM_D[6]	R5	IO	-	N	
EM_D[7]	T4	IO	-	N	
EM_D[8]	R13	IO	-	N	
EM_D[9]	T12	IO	-	N	
EM_D[10]	R12	IO	-	N	
EM_D[11]	T11	IO	-	N	
EM_D[12]	R11	IO	-	N	
EM_D[13]	R10	IO	-	N	
EM_D[14]	T9	IO	-	N	
EM_D[15]	R9	IO	-	N	
EM_D[16]/UHPI_HA[0]	N7	IO/I	IPD	N	EMIF Data Bus [Upper 16 Bits (IO)] <i>or</i> UHPI Address Input (I)
EM_D[17]/UHPI_HA[1]	P6	IO/I	IPD	N	
EM_D[18]/UHPI_HA[2]	N6	IO/I	IPD	N	
EM_D[19]/UHPI_HA[3]	P5	IO/I	IPD	N	
EM_D[20]/UHPI_HA[4]	P4	IO/I	IPD	N	
EM_D[21]/UHPI_HA[5]	P3	IO/I	IPD	N	
EM_D[22]/UHPI_HA[6]	N4	IO/I	IPD	N	
EM_D[23]/UHPI_HA[7]	R2	IO/I	IPD	N	
EM_D[24]/UHPI_HA[8]	P11	IO/I	IPD	N	
EM_D[25]/UHPI_HA[9]	N11	IO/I	IPD	N	
EM_D[26]/UHPI_HA[10]	P10	IO/I	IPD	N	
EM_D[27]/UHPI_HA[11]	N10	IO/I	IPD	N	
EM_D[28]/UHPI_HA[12]	P9	IO/I	IPD	N	
EM_D[29]/UHPI_HA[13]	N9	IO/I	IPD	N	
EM_D[30]/UHPI_HA[14]	N8	IO/I	IPD	N	
EM_D[31]/UHPI_HA[15]	P7	IO/I	IPD	N	

Table 2-12. Terminal Functions (continued)

SIGNAL NAME	PIN	TYPE ⁽¹⁾	PULL ⁽²⁾	GPIO ⁽³⁾	DESCRIPTION
Universal Host-Port Interface (UHPI) Data and Control					
UHPI_HD[0]	K13	IO	IPD	Y	UHPI Data Bus [Lower 16 Bits]
UHPI_HD[1]	K14	IO	IPD	Y	
UHPI_HD[2]	M14	IO	IPD	Y	
UHPI_HD[3]	L13	IO	IPD	Y	
UHPI_HD[4]	L14	IO	IPD	Y	
UHPI_HD[5]	N13	IO	IPD	Y	
UHPI_HD[6]	N14	IO	IPD	Y	
UHPI_HD[7]	P14	IO	IPD	Y	
UHPI_HD[8]	E14	IO	IPD	Y	
UHPI_HD[9]	F14	IO	IPD	Y	
UHPI_HD[10]	F13	IO	IPD	Y	
UHPI_HD[11]	G14	IO	IPD	Y	
UHPI_HD[12]	G13	IO	IPD	Y	
UHPI_HD[13]	H14	IO	IPD	Y	
UHPI_HD[14]	H13	IO	IPD	Y	
UHPI_HD[15]	J13	IO	IPD	Y	
UHPI_HD[16]/HHWIL	H1	IO/I	IPD	Y	UHPI Data Bus [Upper 16 Bits (IO)] in the following modes: - Fullword Multiplexed Address and Data - Fullword Non-Multiplexed UHPI_HHWIL (I) on pin UHPI_HD[16]/HHWIL and GPIO on other pins in the following mode: - Half-word Multiplexed Address and Data In this mode, UHPI_HHWIL indicates whether the high or low half-word is being addressed.
UHPI_HD[17]	G3	IO	IPD	Y	
UHPI_HD[18]	G4	IO	IPD	Y	
UHPI_HD[19]	F3	IO	IPD	Y	
UHPI_HD[20]	F4	IO	IPD	Y	
UHPI_HD[21]	E3	IO	IPD	Y	
UHPI_HD[22]	D3	IO	IPD	Y	
UHPI_HD[23]	C3	IO	IPD	Y	
UHPI_HD[24]	P2	IO	IPD	Y	
UHPI_HD[25]	N2	IO	IPD	Y	
UHPI_HD[26]	N3	IO	IPD	Y	
UHPI_HD[27]	M3	IO	IPD	Y	
UHPI_HD[28]	L3	IO	IPD	Y	
UHPI_HD[29]	L4	IO	IPD	Y	
UHPI_HD[30]	L2	IO	IPD	Y	
UHPI_HD[31]	H4	IO	IPD	Y	
Universal Host-Port Interface (UHPI) Control					
UHPI_HBE[0]	C6	I	IPD	Y	UHPI Byte Enable for UHPI_HD[7:0]
UHPI_HBE[1]	C5	I	IPD	Y	UHPI Byte Enable for UHPI_HD[15:8]
UHPI_HBE[2]	C4	I	IPD	Y	UHPI Byte Enable for UHPI_HD[23:16]
UHPI_HBE[3]	B2	I	IPD	Y	UHPI Byte Enable for UHPI_HD[31:24]
UHPI_HCNTL[0]	D9	I	IPD	Y	UHPI Control Inputs Select Access Mode
UHPI_HCNTL[1]	C10	I	IPD	Y	
UHPI_HAS	C9	I	IPD	Y	UHPI Host Address Strobe for Hosts with Multiplexed Address/Data bus
UHPI_HRW	D8	I	IPD	Y	UHPI Read/not Write Input
UHPI_HDS[1]	D7	I	IPU	Y	UHPI Select Signals which create the internal HSTROBE active when:
UHPI_HDS[2]	C7	I	IPU	Y	
UHPI_HCS	C8	I	IPU	Y	(UHPI_HCS == '0') & (UHPI_HDS[1] != UHPI_HDS[2])
UHPI_HRDY	D6	O	IPD	Y	UHPI Ready Output

Table 2-12. Terminal Functions (continued)

SIGNAL NAME	PIN	TYPE ⁽¹⁾	PULL ⁽²⁾	GPIO ⁽³⁾	DESCRIPTION
McASP0, McASP1, McASP2, and SPI1 Serial Ports					
AHCLKR0/AHCLKR1	B3	IO	-	Y	McASP0 and McASP1 Receive Master Clock
ACLKR0	A5	IO	-	Y	McASP0 Receive Bit Clock
AFSR0	B4	IO	-	Y	McASP0 Receive Frame Sync (L/R Clock)
AHCLKX0/AHCLKX2	C2	IO	-	Y	McASP0 and McASP2 Transmit Master Clock ⁽⁴⁾
ACLKX0	A4	IO	-	Y	McASP0 Transmit Bit Clock
AFSX0	A3	IO	-	Y	McASP0 Transmit Frame Sync (L/R Clock)
AMUTE0	C1	O	-	Y	McASP0 MUTE Output
AXR0[0]	A14	IO	-	Y	McASP0 Serial Data 0
AXR0[1]	B13	IO	-	Y	McASP0 Serial Data 1
AXR0[2]	A13	IO	-	Y	McASP0 Serial Data 2
AXR0[3]	B12	IO	-	Y	McASP0 Serial Data 3
AXR0[4]	A12	IO	-	Y	McASP0 Serial Data 4
AXR0[5]/SPI1_SCS	B11	IO	-	Y	McASP0 Serial Data 5 or SPI1 Slave Chip Select
AXR0[6]/SPI1_ENA	A11	IO	-	Y	McASP0 Serial Data 6 or SPI1 Enable (Ready)
AXR0[7]/SPI1_CLK	B10	IO	-	Y	McASP0 Serial Data 7 or SPI1 Serial Clock
AXR0[8]/AXR1[5]/SPI1_SOMI	B9	IO	-	Y	McASP0 Serial Data 8 or McASP1 Serial Data 5 or SPI1 Data Pin Slave Out Master In
AXR0[9]/AXR1[4]/SPI1_SIMO	A9	IO	-	Y	McASP0 Serial Data 9 or McASP1 Serial Data 4 or SPI1 Data Pin Slave In Master Out
AXR0[10]/AXR1[3]	B8	IO	-	Y	McASP0 Serial Data 10 or McASP1 Serial Data 3
AXR0[11]/AXR1[2]	A8	IO	-	Y	McASP0 Serial Data 11 or McASP1 Serial Data 2
AXR0[12]/AXR1[1]	B7	IO	-	Y	McASP0 Serial Data 12 or McASP1 Serial Data 1
AXR0[13]/AXR1[0]	B6	IO	-	Y	McASP0 Serial Data 13 or McASP1 Serial Data 0
AXR0[14]/AXR2[1]	A6	IO	-	Y	McASP0 Serial Data 14 or McASP2 Serial Data 1 ⁽⁵⁾
AXR0[15]/AXR2[0]	B5	IO	-	Y	McASP0 Serial Data 15 or McASP2 Serial Data 0 ⁽⁵⁾
ACLKR1	E1	IO	-	Y	McASP1 Receive Bit Clock
AFSR1	F1	IO	-	Y	McASP1 Receive Frame Sync (L/R Clock)
AHCLKX1	D1	IO	-	Y	McASP1 Transmit Master Clock
ACLKX1	E2	IO	-	Y	McASP1 Transmit Bit Clock
AFSX1	F2	IO	-	Y	McASP1 Transmit Frame Sync (L/R Clock)
AMUTE1	D2	O	-	Y	McASP1 MUTE Output
AHCLKR2	C14	IO	IPD	Y	McASP2 Receive Master Clock
ACLKR2	C13	IO	IPD	Y	McASP2 Receive Bit Clock
AFSR2	C12	IO	IPD	Y	McASP2 Receive Frame Sync (L/R Clock)
ACLKX2	D11	IO	IPD	Y	McASP2 Transmit Bit Clock
AFSX2	C11	IO	IPD	Y	McASP2 Transmit Frame Sync (L/R Clock)
AMUTE2/HINT	D10	O	IPD	Y	McASP2 MUTE Output or UHPI Host Interrupt
SPI0, I2C0, and I2C1 Serial Port Pins					
SPI0_SOMI/I2C0_SDA	B14	IO	-	Y	SPI0 Data Pin Slave Out Master In or I2C0 Serial Data
SPI0_SIMO	B15	IO	-	Y	SPI0 Data Pin Slave In Master Out
SPI0_CLK/I2C0_SCL	C16	IO	-	Y	SPI0 Serial Clock or I2C0 Serial Clock
SPI0_SCS/I2C1_SCL	C15	IO	-	Y	SPI0 Slave Chip Select or I2C1 Serial Clock
SPI0_ENA/I2C1_SDA	D16	IO	-	Y	SPI0 Enable (Ready) or I2C1 Serial Data

(4) McASP2 is not available on the C6722.

(5) McASP2 is not available on the C6722.

Table 2-12. Terminal Functions (continued)

SIGNAL NAME	PIN	TYPE ⁽¹⁾	PULL ⁽²⁾	GPIO ⁽³⁾	DESCRIPTION
Clocks					
OSCIN	J2	I	-	N	1.2-V Oscillator Input
OSCOUT	J3	O	-	N	1.2-V Oscillator Output
OSCV _{DD}	J4	PWR	-	N	Oscillator 1.2-V V _{DD} tap point (for filter only)
OSCV _{SS}	J1	PWR	-	N	Oscillator V _{SS} tap point (for filter only)
CLKIN	H2	I	-	N	Alternate clock input (3.3-V LVCMOS Input)
PLLHV	K2	PWR	-	N	PLL 3.3-V Supply Input (requires external filter)
Device Reset					
$\overline{\text{RESET}}$	G2	I	-	N	Device reset pin
Emulation/JTAG Port					
TCK	P1	I	IPU	N	Test Clock
TMS	K3	I	IPU	N	Test Mode Select
TDI	L1	I	IPU	N	Test Data In
TDO	M2	OZ	IPU	N	Test Data Out
$\overline{\text{TRST}}$	K4	I	IPD	N	Test Reset
EMU[0]	M1	IO	IPU	N	Emulation Pin 0
EMU[1]	N1	IO	IPU	N	Emulation Pin 1
Power Pins					
Core Supply (CV _{DD})	E6, E7, E8, E9, E10, E11, G5, G12, H5, H12, J5, J12, K5, K12, M6, M7, M8, M9, M10, M11				
IO Supply (DV _{DD})	A2, A15, B1, B16, D4, D5, D12, D13, E4, E13, J14, M4, M13, N5, N12, P8, R1, R16, T2, T15				
Ground (V _{SS})	A1, A7, A10, A16, E5, E12, F5, F6, F7, F8, F9, F10, F11, F12, G1, G6, G7, G8, G9, G10, G11, G16, H3, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K1, K6, K7, K8, K9, K10, K11, K16, L5, L6, L7, L8, L9, L10, L11, L12, M5, M12, T1, T7, T10, T16				

2.10 Development

2.10.1 Development Support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): including Editor

C/C++/Assembly Code Generation, and Debug plus additional development tools

Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

2.11 ORDERING INFORMATION⁽¹⁾

PRODUCT	ORDERABLE PART NUMBER	PACKAGE	PACKAGE DESIGNATOR ⁽²⁾	PACKAGE MARKING	VID NUMBER
C6727B	SM320C6727BGDHMEP	PBGA	GDH	SM320C6727BGDHMEP	V62/11617-01XE

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings standard packing quantities, thermal data, symbolization and PDB design guidelines are available at www.ti.com/sc/package.

2.12 Documentation Support

Extensive documentation supports the TMS320™ DSP family of devices from product announcement through applications development. The types of documentation available include: data manuals, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C672x DSP devices:

- [SPRS277](#) ***C9230C100 TMS320C672x Floating-Point Digital Signal Processor ROM Data Manual.*** Describes the features of the C9230C100 SM320C6727B digital signal processor ROM.
- [SPRZ232](#) ***TMS320C6727, TMS320C6726, TMS320C6722 Digital Signal Processors Silicon Errata.*** Describes the known exceptions to the functional specifications for the TMS320C6727, TMS320C6726, and TMS320C6722 digital signal processors (DSPs).
- [SPRU723](#) ***TMS320C672x DSP Peripherals Overview Reference Guide.*** This document provides an overview and briefly describes the peripherals available on the SM320C6727B digital signal processors (DSPs) of the TMS320C6000 DSP platform.
- [SPRU877](#) ***TMS320C672x DSP Inter-Integrated Circuit (I2C) Module Reference Guide.*** This document describes the inter-integrated circuit (I2C) module in the SM320C6727B digital signal processors (DSPs) of the TMS320C6000 DSP platform.
- [SPRU795](#) ***TMS320C672x DSP Dual Data Movement Accelerator (dMAX) Reference Guide.*** This document provides an overview and describes the common operation of the data movement accelerator (dMAX) controller in the SM320C6727B digital signal processors (DSPs) of the TMS320C6000 DSP platform. This document also describes operations and registers unique to the dMAX controller.
- [SPRAA78](#) ***TMS320C6713 to TMS320C672x Migration.*** This document describes the issues related to migrating from the TMS320C6713 to SM320C6727B digital signal processor (DSP).
- [SPRU711](#) ***TMS320C672x DSP External Memory Interface (EMIF) User's Guide.*** This document describes the operation of the external memory interface (EMIF) in the TMS320C672x digital signal processors (DSPs) of the TMS320C6000 DSP platform.
- [SPRU718](#) ***TMS320C672x DSP Serial Peripheral Interface (SPI) Reference Guide.*** This reference guide provides the specifications for a 16-bit configurable, synchronous serial peripheral interface. The SPI is a programmable-length shift register, used for high speed communication between external peripherals or other DSPs.
- [SPRU719](#) ***TMS320C672x DSP Universal Host Port Interface (UHPI) Reference Guide.*** This document provides an overview and describes the common operation of the universal host port interface (UHPI).
- [SPRU878](#) ***TMS320C672x DSP Multichannel Audio Serial Port (McASP) Reference Guide.*** This document describes the multichannel audio serial port (McASP) in the TMS320C672x digital signal processors (DSPs) of the TMS320C6000 DSP platform.
- [SPRU879](#) ***TMS320C672x DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide.*** This document describes the operation of the software-programmable phase-locked loop (PLL) controller in the SM320C6727B digital signal processors (DSPs) of the TMS320C6000 DSP platform.
- [SPRU733](#) ***TMS320C67x/C67x+ DSP CPU and Instruction Set Reference Guide.*** Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C67x and TMS320C67x+ digital signal processors (DSPs) of the TMS320C6000 DSP platform. The C67x/C67x+ DSP generation comprises floating-point devices in the C6000 DSP platform. The C67x+ DSP is an enhancement of the C67x DSP with added functionality and an expanded instruction set.

- [SPRAA69](#) *Using the TMS320C672x Bootloader Application Report.*** This document describes the design details about the SM320C6727B bootloader. This document also addresses parallel flash and HPI boot to the extent relevant.
- [SPRU301](#) *TMS320C6000 Code Composer Studio Tutorial.*** This tutorial introduces you to some of the key features of Code Composer Studio. Code Composer Studio extends the capabilities of the Code Composer Integrated Development Environment (IDE) to include full awareness of the DSP target by the host and real-time analysis tools. This tutorial assumes that you have Code Composer Studio, which includes the TMS320C6000 code generation tools along with the APIs and plug-ins for both DSP/BIOS and RTDX. This manual also assumes that you have installed a target board in your PC containing the DSP device.
- [SPRU198](#) *TMS320C6000 Programmer's Guide.*** Reference for programming the TMS320C6000 digital signal processors (DSPs). Before you use this manual, you should install your code generation and debugging tools. Includes a brief description of the C6000 DSP architecture and code development flow, includes C code examples and discusses optimization methods for the C code, describes the structure of assembly code and includes examples and discusses optimizations for the assembly code, and describes programming considerations for the C64x DSP.
- [SPRU186](#) *TMS320C6000 Assembly Language Tools v6.0 Beta User's Guide.*** Describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C6000 platform of devices (including the C64x+ and C67x+ generations). **NOTE: The enhancements to tools release v5.3 to support the C672x devices are documented in the tools v6.0 documentation.**
- [SPRU187](#) *TMS320C6000 Optimizing Compiler v6.0 Beta User's Guide.*** Describes the TMS320C6000 C compiler and the assembly optimizer. This C compiler accepts ANSI standard C source code and produces assembly language source code for the TMS320C6000 platform of devices (including the C64x+ and C67x+ generations). The assembly optimizer helps you optimize your assembly code. **NOTE: The enhancements to tools release v5.3 to support the C672x devices are documented in the tools v6.0 documentation.**
- [SPRA839](#) *Using IBIS Models for Timing Analysis.*** Describes how to properly use IBIS models to attain accurate timing analysis for a given system.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL).

3 Device Configurations

3.1 Device Configuration Registers

The C672x DSP includes several device-level configuration registers, which are listed in [Table 3-1](#). These registers need to be programmed as part of the device initialization procedure. See [Section 3.2](#).

Table 3-1. Device-Level Configuration Registers

REGISTER NAME	BYTE ADDRESS	DESCRIPTION	DEFINED
CFGPIN0	0x4000 0000	Captures values of eight pins on rising edge of $\overline{\text{RESET}}$ pin.	Table 2-10
CFGPIN1	0x4000 0004	Captures values of eight pins on rising edge of $\overline{\text{RESET}}$ pin.	Table 2-11
CFGHPI	0x4000 0008	Controls enable of UHPI and selection of its operating mode.	Table 4-12
CFGHPIAMSB	0x4000 000C	Controls upper byte of UHPI address into C672x address space in Non-Multiplexed Mode or if explicitly enabled for security purposes.	Table 4-13
CFGHPIAUMB	0x4000 0010	Controls upper middle byte of UHPI address into C672x address space in Non-Multiplexed Mode or if explicitly enabled for security purposes.	Table 4-14
CFGRTI	0x4000 0014	Selects the sources for the RTI Input Captures from among the six McASP DMA events.	Table 4-37
CFGMCASP0	0x4000 0018	Selects the peripheral pin to be used as AMUTEIN0.	Table 4-19
CFGMCASP1	0x4000 001C	Selects the peripheral pin to be used as AMUTEIN1.	Table 4-20
CFGMCASP2 ⁽¹⁾	0x4000 0020	Selects the peripheral pin to be used as AMUTEIN2.	Table 4-21
CFGBRIDGE	0x4000 0024	Controls reset of the bridge BR2 in Figure 2-4 . This bridge must be reset explicitly after any change to the PLL controller affecting SYSCLK1 and SYSCLK2 and before the dMAX or UHPI accesses the CPU Slave Port (CSP).	Table 2-7

(1) CFGMCASP2 is reserved on the C6722.

3.2 Peripheral Pin Multiplexing Options

This section describes the options for configuring peripherals which share pins on the C672x DSP. [Table 3-2](#) lists the options for configuring the SPI0, I2C0, and I2C1 peripheral pins.

Table 3-2. Options for Configuring SPI0, I2C0, and I2C1

		CONFIGURATION		
		OPTION 1	OPTION 2	OPTION 3
PERIPHERAL	SPI0	3-, 4-, or 5-pin mode	3-pin mode	disabled
	I2C0	disabled	disabled	enabled
	I2C1	disabled	enabled	enabled
PINS	SPI0_SOMI/I2C0_SDA	SPI0_SOMI	SPI0_SOMI	I2C0_SDA
	SPI0_SIMO	SPI0_SIMO	SPI0_SIMO	GPIO through SPI0_SIMO pin control
	SPI0_CLK/I2C0_SCL	SPI0_CLK	SPI0_CLK	I2C0_SCL
	SPI0_SCS/I2C1_SCL	$\overline{\text{SPI0_SCS}}$	I2C1_SCL	I2C1_SCL
	SPI0_ENA/I2C1_SDA	SPI0_ENA	I2C1_SDA	I2C1_SDA

[Table 3-3](#) lists the options for configuring the SPI1, McASP0, and McASP1 pins. Note that there are additional finer grain options when selecting which McASP controls the particular AXR serial data pins but these options are not listed here and can be made on a pin by pin basis.

Table 3-3. Options for Configuring SPI1, McASP0, and McASP1 Data Pins

		CONFIGURATION				
		OPTION 1	OPTION 2	OPTION 3	OPTION 4	OPTION 5
PERIPHERAL	SPI1	5-pin mode	4-pin mode	4-pin mode	3-pin mode	disabled
	McASP0 (max data pins)	11	12	12	13	16
	McASP1 (max data pins)	4	4	4	4	6
PINS	AXR0[5]/ SPI1_SCS	SPI1_SCS	SPI1_SCS	AXR0[5]	AXR0[5]	AXR0[5]
	AXR0[6]/ SPI1_ENA	SPI1_ENA	AXR0[6]	SPI1_ENA	AXR0[6]	AXR0[6]
	AXR0[7]/ SPI1_CLK	SPI1_CLK	SPI1_CLK	SPI1_CLK	SPI1_CLK	AXR0[7]
	AXR0[8]/AXR1[5]/ SPI1_SOMI	SPI1_SOMI	SPI1_SOMI	SPI1_SOMI	SPI1_SOMI	AXR0[8] or AXR1[5]
	AXR0[9]/AXR1[4]/ SPI1_SIMO	SPI1_SIMO	SPI1_SIMO	SPI1_SIMO	SPI1_SIMO	AXR0[9] or AXR1[4]

[Table 3-4](#) lists the options for configuring the shared EMIF and UHPI pins.

Table 3-4. Options for Configuring EMIF and UHPI (C6727 Only)

		CONFIGURATION	
		OPTION 1	OPTION 2
PERIPHERAL	UHPI	Multiplexed Address/Data Mode, Fullword, or Half-Word	Non-Multiplexed Address/Data Mode Fullword
	EMIF	32-bit EMIF Data	16-bit EMIF Data
PINS	EM_D[31:16]/ UHPI_HA[15:0]	EM_D[31:16]	UHPI_HA[15:0]

3.3 Peripheral Pin Multiplexing Control

While [Section 3.2](#) describes at a high level the most common pin multiplexing options, the control of pin multiplexing is largely determined on an individual pin-by-pin basis. Typically, each peripheral that shares a particular pin has internal control registers to determine the pin function and whether it is an input or an output.

The C672x device determines whether a particular pin is an input or output based upon the following rules:

- The pin will be configured as an output if it is configured as an output in any of the peripherals sharing the pin.
- It is recommended that only one peripheral configure a given pin as an output. If more than one peripheral does configure a particular pin as an output, then the output value is controlled by the peripheral with highest priority for that pin. The priorities for each pin are given in [Table 3-5](#).
- The value input on the pin is passed to all peripherals sharing the pin for input simultaneously.

Table 3-5. Priority of Control of Data Output on Multiplexed Pins

PIN	FIRST PRIORITY	SECOND PRIORITY	THIRD PRIORITY
SPI0_SOMI/I2C0_SDA	SPI0_SOMI	I2C0_SDA	
SPI0_CLK/I2C0_SCL	SPI0_CLK	I2C0_SCL	
SPI0_SCS/I2C1_SCL	SPI0_SCS	I2C1_SCL	
SPI0_ENA/I2C1_SDA	SPI0_ENA	I2C1_SDA	
AXR0[5]/SPI1_SCS	AXR0[5]	SPI1_SCS	
AXR0[6]/SPI1_ENA	AXR0[6]	SPI1_ENA	
AXR0[7]/SPI1_CLK	AXR0[7]	SPI1_CLK	
AXR0[8]/AXR1[5]/SPI1_SOMI	AXR0[8]	AXR1[5]	SPI1_SOMI
AXR0[9]/AXR1[4]/SPI1_SIMO	AXR0[9]	AXR1[4]	SPI1_SIMO
AXR0[10]/AXR1[3]	AXR0[10]	AXR1[3]	
AXR0[11]/AXR1[2]	AXR0[11]	AXR1[2]	
AXR0[12]/AXR1[1]	AXR0[12]	AXR1[1]	
AXR0[13]/AXR1[0]	AXR0[13]	AXR1[0]	
AXR0[14]/AXR2[1]	AXR0[14]	AXR2[1]	
AXR0[15]/AXR2[0]	AXR0[15]	AXR2[0]	
AHCLKR0/AHCLKR1	AHCLKR0	AHCLKR1	
AHCLKX0/AHCLKX2	AHCLKX0	AHCLKX2	
AMUTE2/HINT	AMUTE2	HINT	
HD[16]/HHWIL	HD[16]	HHWIL	
EM_D[31:16]/UHPI_HA[15:0] ⁽¹⁾	EM_D[31:16] (Disabled if CFGHPI.NMUX=1)	UHPI_HA[15:0] (Input Only)	

- (1) When using the UHPI in non-multiplexed mode, ensure EM_D[31:16] are configured as inputs so that these pins may be used as UHPI_HA[15:0]. To ensure this, you must set the CFGHPI.NMUX bit to a '1' **before the EMIF SDRAM initialization completes**; otherwise, a drive conflict will occur. [The EMIF bus parking function drives the data bus in between accesses.]

4 Peripheral and Electrical Specifications

4.1 Electrical Specifications

This section provides the absolute maximum ratings and the recommended operating conditions for the SM320C6727B DSP.

All electrical and switching characteristics in this data manual are valid over the recommended operating conditions unless otherwise specified.

4.2 Absolute Maximum Ratings^{(1) (2)}

Over Operating Case Temperature Range (Unless Otherwise Noted)

			UNIT
Supply voltage range, CV_{DD} , $OSCV_{DD}$ ⁽³⁾		–0.3 to 1.8	V
Supply voltage range, DV_{DD} , PLLHV		–0.3 to 4	V
Input Voltage Range	All pins except OSCIN	–0.3 to $DV_{DD} + 0.5$	V
	OSCIN pin	–0.3 to $CV_{DD} + 0.5$	
Output Voltage Range	All pins except OSCOUT	–0.3 to $DV_{DD} + 0.5$	V
	OSCOUT pin	–0.3 to $CV_{DD} + 0.5$	
Clamp Current		±20	mA
Operating case temperature range T_C		–55 to 125	°C
Storage temperature range, T_{stg}		–65 to 150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with referenced to V_{SS} unless otherwise specified.
- (3) If $OSCV_{DD}$ and $OSCV_{SS}$ pins are used as filter pins for reduced oscillator jitter, they should not be connected to CV_{DD} and V_{SS} externally.

4.3 Recommended Operating Conditions⁽¹⁾

		MIN	NOM	MAX	UNIT
CV_{DD}	Core Supply Voltage	1.14	1.2	1.32	V
DV_{DD}	I/O Supply Voltage	3.13	3.3	3.47	V
T_C	Operating Case Temperature Range	–55		125	°C


- (1) All voltage values are with referenced to V_{SS} unless otherwise specified.

4.4 Electrical Characteristics

Over Operating Case Temperature Range (Unless Otherwise Noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High Level Output Voltage	I _O = −100 μA	DV _{DD} − 0.2		V
V _{OL}	Low Level Output Voltage	I _O = 100 μA		0.2	V
I _{OH}	High-Level Output Current	V _O = 0.8 DV _{DD}		−8	mA
I _{OL}	Low-Level Output Current	V _O = 0.22 DV _{DD}		8	mA
V _{IH}	High-Level Input Voltage		2	DV _{DD}	V
V _{IL}	Low-Level Input Voltage		0	0.8	V
V _{HYS}	Input Hysteresis		0.13 DV _{DD}		V
I _I , I _{OZ}	Input Current and Off State Output Current	Pins without pullup or pulldown		±10	μA
		Pins with internal pullup	−50	−170	
		Pins with internal pulldown	50	170	
t _{tr}	Input Transition Time			25	ns
C _I	Input Capacitance			7	pF
C _O	Output Capacitance			7	pF
I _{DD2V}	CV _{DD} Supply ⁽¹⁾	Capacitance = 7 pF, CV _{DD} = 1.2 V, 658 CPU clock = 250 MHz	555		mA
I _{DD3V}	DV _{DD} Supply ⁽¹⁾	DV _{DD} = 3.3 V, 32-bit EMIF speed = 100 MHz	58		mA

- (1) Assumes the following conditions: 25°C case temperature; 60% CPU utilization; EMIF at 50% utilization (100 MHz), 50% writes, (32 bits), 50% bit switching; two 10-MHz SPI at 100% utilization, 50% bit switching.
The actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the *TMS320C672x Power Consumption Summary Application Report* (literature number [SPRAAA4](#)).



- See the absolute maximum ratings and the recommended operating conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- The predicted operating lifetime vs junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 4-1. SM320C6727B-EP Operating Life Derating Chart




- (1) See the absolute maximum ratings and the recommended operating conditions.

Figure 4-2. SM320C6727B-EP Wirebond Voiding Fail Mode

4.5 Parameter Information

4.5.1 Parameter Information Device-Specific Information



- A. The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings. Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

Figure 4-3. Test Load Circuit for AC Timing Measurements

4.5.1.1 Signal Transition Levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 4-4. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OH} MIN for output clocks.




Figure 4-5. Rise and Fall Transition Time Voltage Reference Levels

4.5.1.2 Signal Transition Rates

All timings are tested with an input edge rate of 4 Volts per nanosecond (4 V/ns).

4.6 Timing Parameter Symbolology

Timing parameter symbols used in the timing requirements and switching characteristics tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:

a	access time
c	cycle time (period)
d	delay time
dis	disable time
en	enable time
f	fall time
h	hold time
r	rise time
su	setup time
t	transition time
v	valid time
w	pulse duration (width)
X	Unknown, changing, or don't care level

Letters and symbols and their meanings:

H	High
L	Low
V	Valid
Z	High impedance

4.7 Power Supplies

For more information regarding TI's power management products and suggested devices to power TI DSPs, visit www.ti.com/dsppower.

4.7.1 Power-Supply Sequencing

This device does not require specific power-up sequencing between the DV_{DD} and CV_{DD} voltage rails; however, there are some considerations that the system designer should take into account:

1. Neither supply should be powered up for an extended period of time (>1 second) while the other supply is powered down.
2. The I/O buffers powered from the DV_{DD} rail also require the CV_{DD} rail to be powered up in order to be controlled; therefore, an I/O pin that is supposed to be 3-stated by default may actually drive momentarily until the CV_{DD} rail has powered up. Systems should be evaluated to determine if there is a possibility for contention that needs to be addressed. In most systems where both the DV_{DD} and CV_{DD} supplies ramp together, as long as CV_{DD} tracks DV_{DD} closely, any contention is also mitigated by the fact that the CV_{DD} rail would reach its specified operating range well before the DV_{DD} rail has fully ramped.

4.7.2 Power-Supply Decoupling

In order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. The core supply caps can be placed in the interior space of the package and the I/O supply caps can be placed around the exterior space of the package. For the BGA package, it is recommended that both the core and I/O supply caps be placed on the underside of the PCB. For the TQFP package, it is recommended that the core supply caps be placed on the underside of the PCB and the I/O supply caps be placed on the top side of the PCB.

Both core and I/O decoupling can be accomplished by alternating small (0.1 μF) low ESR ceramic bypass caps with medium (0.220 μF) low ESR ceramic bypass caps close to the DSP power pins and adding large tantalum or ceramic caps (ranging from 10 μF to 100 μF) further away. Assuming 0603 caps, it is recommended that at least 6 small, 6 medium, and 4 large caps be used for the core supply and 12 small, 12 medium, and 4 large caps be used for the I/O supply.

Any cap selection needs to be evaluated from an electromagnetic radiation (EMI) point-of-view; EMI varies from one system design to another so it is expected that engineers alter the decoupling capacitors to minimize radiation. Refer to the *High-Speed DSP Systems Design Reference Guide* (literature number SPRU889) for more detailed design information on decoupling techniques.

4.8 Reset

A hardware reset ($\overline{\text{RESET}}$) is required to place the DSP into a known good state out of power-up. The $\overline{\text{RESET}}$ signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages have reached their proper operating conditions. As a best practice, $\overline{\text{RESET}}$ should be held low during power-up. Prior to deasserting $\overline{\text{RESET}}$ (low-to-high transition), the core and I/O voltages should be at their proper operating conditions.

4.8.1 Reset Electrical Data/Timing

Table 4-1 assumes testing over recommended operating conditions.

Table 4-1. Reset Timing Requirements

NO.			MIN	MAX	UNIT
1	$t_{w(RSTL)}$	Pulse width, $\overline{\text{RESET}}$ low	100		ns
2	$t_{su(BPV-RSTH)}$	Setup time, boot pins valid before $\overline{\text{RESET}}$ high	20		ns
3	$t_{h(RSTH-BPV)}$	Hold time, boot pins valid after $\overline{\text{RESET}}$ high	20		ns

4.9 Dual Data Movement Accelerator (dMAX)

4.9.1 dMAX Device-Specific Information

The dMAX is a module designed to perform Data Movement Acceleration. The dMAX controller handles user-programmed data transfers between the internal data memory controller and the device peripherals on the C672x DSP. The dMAX allows movement of data to/from any addressable memory space, including internal memory, peripherals, and external memory. The dMAX controller in the C672x DSP has a different architecture from the previous EDMA controller in the C621x/C671x devices.

The dMAX controller includes features, such as capability to perform three-dimensional data transfers for advanced data sorting, capability to manage a section of the memory as a circular buffer/FIFO with delay tap based reading and writing data. The dMAX controller is capable of concurrently processing two transfer requests (provided that they are to/from different source/destinations).

[Figure 4-6](#) shows a block diagram of the dMAX controller.




Figure 4-6. dMAX Controller Block Diagram

The dMAX controller comprises:

- Event and interrupt processing registers
- Event encoder
- High-priority event Parameter RAM (PaRAM)
- Low-priority event Parameter RAM (PaRAM)
- Address-generation hardware for High-Priority Events – MAX0 (HiMAX)
- Address-generation hardware for Low-Priority Events – MAX1 (LoMAX)

The SM320C6727B Peripheral Bus Structure can be described logically as a Crossbar Switch with five master ports and five slave ports. When accessing the slave ports, the MAX0 (HiMAX) module is always given the highest priority followed by the MAX1 (LoMAX) module. In other words, in case several masters (including MAX0 and MAX1) attempt to access same slave port concurrently, the MAX0 will be given the highest priority followed by MAX1.

Event signals are connected to bits of the dMAX Event Register (DER), and the bits in the DER reflect the current state of the event signals. An event is defined as a transition of the event signal. The dMAX Event Flag Register (DEFR) can be programmed, individually for each event signal, to capture either low-to-high or high-to-low transitions of the bits in the DER (event polarity is individually programmable).

An event is a synchronization signal that can be used: 1) to either trigger dMAX to start a transfer, or 2) to generate an interrupt to the CPU. All the events are sorted into two groups: low-priority event group and high-priority event group.

The High-Priority Data Movement Accelerator MAX0 (HiMAX) module is dedicated to serving requests coming from the high-priority event group. The Low-Priority Data Movement Accelerator MAX1 (LoMAX) module is dedicated to serving requests coming from the low-priority event group.

Each PaRAM contains two sections: the event entry table section and the transfer entry table section. An event entry describes an event type and associates the event to either one of transfer types or to an interrupt. In case an event entry associates the event to one of the transfer types, the event entry will contain a pointer to the specific transfer entry in the transfer entry table. The transfer table may contain up to eight transfer entries. A transfer entry specifies details required by the dMAX controller to perform the transfer. In case an event entry associates the event to an interrupt, the event entry specifies which interrupt should be generated to the CPU in case the event arrives.

Prior to enabling events and triggering a transfer, the event entry and transfer entry must be configured. The event entry must specify: type of transfer, transfer details (type of synchronization, reload, element size, etc.), and should include a pointer to the transfer entry. The transfer entry must specify: source, destination, counts, and indexes. If an event is sorted in the high-priority event group, the event entry and transfer entry must be specified in the high-priority Parameter RAM. If an event is sorted in the low-priority event group, the event entry and transfer entry must be specified in the low-priority parameter RAM.

The dMAX Event Flag Register (DEFR) captures up to 31 separate events; therefore, it is possible for events to occur simultaneously on the dMAX event inputs. In such cases, the event encoder resolves the order of processing. This mechanism sorts simultaneous events and sets the priority of the events. The dMAX controller can simultaneously process one event from each priority group. Therefore, the two highest-priority events (one from each group) can be processed at the same time.

An event-triggered dMAX transfer allows the submission of transfer requests to occur automatically based on system events, without any intervention by the CPU. The dMAX also includes support for CPU-initiated transfers for added control and robustness, and they can be used to start memory-to-memory transfers. To generate an event to the dMAX controller the CPU must create a transition on one of the bits from the dMAX Event Trigger (DETR) Register, which are mapped to the DER register.

Table 4-2 lists how the synchronization events are associated with event numbers in the dMAX controller.

Table 4-2. dMAX Peripheral Event Input Assignments

EVENT NUMBER	EVENT ACRONYM	EVENT DESCRIPTION
0	DETR[0]	The CPU triggers the event by creating appropriate transition (edge) on bit0 in DETR register.
1	DETR[16]	The CPU triggers the event by creating appropriate transition (edge) on bit16 in DETR register.
2	RTIREQ0	RTI DMA REQ[0]
3	RTIREQ1	RTI DMA REQ[1]
4	MCASP0TX	McASP0 TX DMA REQ
5	MCASP0RX	McASP0 RX DMA REQ
6	MCASP1TX	McASP1 TX DMA REQ
7	MCASP1RX	McASP1 RX DMA REQ
8	MCASP2TX	McASP2 TX DMA REQ
9	MCASP2RX	McASP2 RX DMA REQ
10	DETR[1]	The CPU triggers the event by creating appropriate transition (edge) on bit1 in DETR register.
11	DETR[17]	The CPU triggers the event by creating appropriate transition (edge) on bit17 in DETR register.
12	UHPIINT	UHPI CPU_INT
13	SPI0RX	SPI0 DMA_RX_REQ
14	SPI1RX	SPI1 DMA_RX_REQ
15	RTIREQ2	RTI DMA REQ[2]
16	RTIREQ3	RTI DMA REQ[3]
17	DETR[2]	The CPU triggers the event by creating appropriate transition (edge) on bit2 in DETR register.
18	DETR[18]	The CPU triggers the event by creating appropriate transition (edge) on bit18 in DETR register.
19	I2C0X EVT	I2C 0 Transmit Event
20	I2C0R EVT	I2C 0 Receive Event
21	I2C1X EVT	I2C 1 Transmit Event
22	I2C1R EVT	I2C 1 Receive Event
23	DETR[3]	The CPU triggers the event by creating appropriate transition (edge) on bit3 in DETR register.
24	DETR[19]	The CPU triggers the event by creating appropriate transition (edge) on bit19 in DETR register.
25	Reserved	
26	MCASP0ERR	AMUTEIN0 or McASP0 TX INT or McASP0 RX INT (error on McASP0)
27	MCASP1ERR	AMUTEIN1 or McASP1 TX INT or McASP1 RX INT (error on McASP1)
28	MCASP2ERR	AMUTEIN2 or McASP2 TX INT or McASP2 RX INT (error on McASP2)
29	OVLREQ[0/1]	Error on RTI
30	DETR[20]	The CPU triggers the event by creating appropriate transition (edge) on bit20 in DETR register.
31	DETR[21]	The CPU triggers the event by creating appropriate transition (edge) on bit21 in DETR register.

4.9.2 dMAX Peripheral Registers Description(s)

Table 4-3 is a list of the dMAX registers.

Table 4-3. dMAX Configuration Registers

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x6000 0008	DEPR	Event Polarity Register
0x6000 000C	DEER	Event Enable Register
0x6000 0010	DEDR	Event Disable Register
0x6000 0014	DEHPR	Event High-priority Register
0x6000 0018	DELPR	Event Low-priority Register
0x6000 001C	DEFR	Event Flag Register
0x6000 0034	DER0	Event Register 0
0x6000 0054	DER1	Event Register 1
0x6000 0074	DER2	Event Register 2
0x6000 0094	DER3	Event Register 3
0x6000 0040	DFSR0	FIFO Status Register 0
0x6000 0060	DFSR1	FIFO Status Register 1
0x6000 0080	DTCR0	Transfer Complete Register 0
0x6000 00A0	DTCR1	Transfer Complete Register 1
N/A	DETR	Event Trigger Register (Located in C67x+ DSP Register File)
N/A	DESR	Event Status Register (Located in C67x+ DSP Register File)

4.10 External Interrupts

The C672x DSP has no dedicated general-purpose interrupt pins, but the dMAX can be used in combination with a McASP AMUTEIN signal to provide external interrupt capability. There is a multiplexer for each McASP, controlled by the CFGMCASP0/1/2 registers, which allows the AMUTEIN input for that McASP to be sourced from one of seven I/O pins on the DSP. Once a pin is configured as an AMUTEIN source, a very short pulse (two SYSCLK2 cycles or more) on that pin will generate an event to the dMAX. This event can trigger the dMAX to generate a CPU interrupt by programming the associated Event Entry.

There are a few additional points to consider when using the AMUTEIN signal to enable external interrupts as described above. The I/O pin selected by the CFGMCASP0/1/2 registers must be configured as a general-purpose input pin within the associated peripheral. Also, the AMUTEIN signal should be disabled within the corresponding McASP so that AMUTE is not driven when AMUTEIN is active. This can be done by clearing the INEN bit of the AMUTE register inside the McASP. Finally, AMUTEIN events are logically ORed with the McASP transmit and receive error events within the dMAX; therefore, the ISR that processes the dMAX interrupt generated by these events must discern the source of the event.

The EMIF EM_WAIT pin has the ability to generate an NMI (INT1) based upon a rising edge on the EM_WAIT pin. Note that while this interrupt is connected to the CPU NMI (non-maskable interrupt), it is actually maskable through the EMIF control registers. In fact, the default state for this interrupt is disabled. Also, interrupt generation always occurs on a rising edge of EM_WAIT; the polarity selection for wait state generation has no effect on the interrupt polarity. The EM_WAIT pin should remain asserted for at least two SYSCLK3 cycles to ensure that the edge is detected.

4.11 External Memory Interface (EMIF)

4.11.1 EMIF Device-Specific Information

The C672x DSP includes an external memory interface (EMIF) for optional SDRAM, NOR FLASH, NAND FLASH, or SRAM. The key features of this EMIF are:

- One chip select ($\overline{\text{EM_CS}}[0]$) dedicated for x16 and x32 SDRAM (x8 not supported)
- One chip select ($\overline{\text{EM_CS}}[2]$) dedicated for x8, x16, or x32 NOR FLASH; x8, x16, or x32 Asynchronous SRAM; or x8 or x16 NAND FLASH
- Data bus width is 16 bits on the C6726 and C6722, and 32 bits on the C6727
- SDRAM burst length of 16 bytes
- External Wait Input on the C6727 through EM_WAIT (programmable active-high or active-low)
- External Wait pin functions as an interrupt for NAND Flash support
- NAND Flash logic calculates ECC on blocks of up to 512 bytes
- ECC logic suitable for single-bit errors

[Figure 4-7](#) and [Figure 4-8](#) show typical examples of EMIF-to-memory hookup on the C672x DSP.

As the figures illustrate, the C672x DSP includes a limited number of EMIF address lines. These are sufficient to connect to SDRAM seamlessly. Asynchronous memory such as FLASH typically will need to use additional GPIO pins to act as upper address lines during device boot up when the FLASH contents are copied into SDRAM. (Normally, code is executed from SDRAM since SDRAM has faster access times).

Any pins listed with a 'Y' in the GPIO column of [Table 2-12](#) may be used for this purpose, as long as it can be assured that they be pulled low at (and after) reset and held low until configured as outputs by the DSP.

Note that EM_BA[1:0] are used as low-order address lines for the asynchronous interface. For example, in [Figure 4-7](#) and [Figure 4-8](#), the flash memory is not byte-addressable and its A[0] input selects a 16-bit value. The corresponding DSP address comes from EM_BA[1]. The remaining address lines from the DSP (EM_A[12:0]) drive a word address into the flash inputs A[13:1].

For a more detailed explanation of the C672x EMIF operation please refer to the document *TMS320C672x External Memory Interface (EMIF) User's Guide* (literature number SPRU711).




Figure 4-7. C6726/C6722 DSP 16-Bit EMIF Example




Figure 4-8. C6727 DSP 32-Bit EMIF Example

4.11.2 EMIF Peripheral Registers Description(s)

Table 4-4 is a list of the EMIF registers. For more information about these registers, see the *TMS320C672x DSP External Memory Interface (EMIF) User's Guide* (literature number SPRU711).

Table 4-4. EMIF Registers

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0xF000 0004	AWCCR	Asynchronous Wait Cycle Configuration Register
0xF000 0008	SDCR	SDRAM Configuration Register
0xF000 000C	SDRCR	SDRAM Refresh Control Register
0xF000 0010	A1CR	Asynchronous 1 Configuration Register
0xF000 0020	SDTIMR	SDRAM Timing Register
0xF000 003C	SDSRETR	SDRAM Self Refresh Exit Timing Register
0xF000 0040	EIRR	EMIF Interrupt Raw Register
0xF000 0044	EIMR	EMIF Interrupt Mask Register
0xF000 0048	EIMSR	EMIF Interrupt Mask Set Register
0xF000 004C	EIMCR	EMIF Interrupt Mask Clear Register
0xF000 0060	NANDFCR	NAND Flash Control Register
0xF000 0064	NANDFSR	NAND Flash Status Register
0xF000 0070	NANDF1ECC	NAND Flash 1 ECC Register

4.11.3 EMIF Electrical Data/Timing

Table 4-5 through Table 4-8 assume testing over recommended operating conditions (see Figure 4-9 through Figure 4-15).

Table 4-5. EMIF SDRAM Interface Timing Requirements

NO.			MIN	MAX	UNIT
19	$t_{su}(EM_DV-EM_CLKH)$	Input setup time, read data valid on D[31:0] before EM_CLK rising	3		ns
20	$t_h(EM_CLKH-EM_DIV)$	Input hold time, read data valid on D[31:0] after EM_CLK rising	1.9		ns

Table 4-6. EMIF SDRAM Interface Switching Characteristics

NO.	PARAMETER		MIN	MAX	UNIT
1	$t_c(EM_CLK)$	Cycle time, EMIF clock EM_CLK	10		ns
2	$t_w(EM_CLK)$	Pulse width, EMIF clock EM_CLK high or low	3		ns
3	$t_d(EM_CLKH-EM_CSV)S$	Delay time, EM_CLK rising to $\overline{EM_CS}[0]$ valid		7.7	ns
4	$t_{oh}(EM_CLKH-EM_CSIV)S$	Output hold time, EM_CLK rising to $\overline{EM_CS}[0]$ invalid	1.15		ns
5	$t_d(EM_CLKH-EM_WE_DQM)V)S$	Delay time, EM_CLK rising to EM_ $\overline{WE_DQM}[3:0]$ valid		7.7	ns
6	$t_{oh}(EM_CLKH-EM_WE_DQMIV)S$	Output hold time, EM_CLK rising to EM_ $\overline{WE_DQM}[3:0]$ invalid	1.15		ns
7	$t_d(EM_CLKH-EM_AV)S$	Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid		7.7	ns
8	$t_{oh}(EM_CLKH-EM_AIV)S$	Output hold time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] invalid	1.15		ns
9	$t_d(EM_CLKH-EM_DV)S$	Delay time, EM_CLK rising to EM_D[31:0] valid		7.7	ns
10	$t_{oh}(EM_CLKH-EM_DIV)S$	Output hold time, EM_CLK rising to EM_D[31:0] invalid	1.15		ns
11	$t_d(EM_CLKH-EM_RASV)S$	Delay time, EM_CLK rising to $\overline{EM_RAS}$ valid		7.7	ns
12	$t_{oh}(EM_CLKH-EM_RASIV)S$	Output hold time, EM_CLK rising to $\overline{EM_RAS}$ invalid	1.15		ns
13	$t_d(EM_CLKH-EM_CASV)S$	Delay time, EM_CLK rising to $\overline{EM_CAS}$ valid		7.7	ns
14	$t_{oh}(EM_CLKH-EM_CASIV)S$	Output hold time, EM_CLK rising to $\overline{EM_CAS}$ invalid	1.15		ns
15	$t_d(EM_CLKH-EM_WEV)S$	Delay time, EM_CLK rising to $\overline{EM_WE}$ valid		7.7	ns
16	$t_{oh}(EM_CLKH-EM_WEIV)S$	Output hold time, EM_CLK rising to $\overline{EM_WE}$ invalid	1.15		ns
17	$t_{dis}(EM_CLKH-EM_DHZ)S$	Delay time, EM_CLK rising to EM_D[31:0] 3-stated		7.7	ns
18	$t_{ena}(EM_CLKH-EM_DLZ)S$	Output hold time, EM_CLK rising to EM_D[31:0] driving	1.15		ns

Table 4-7. EMIF Asynchronous Interface Timing Requirements^{(1) (2)}

NO.			MIN	MAX	UNIT
28	$t_{su}(EM_DV-EM_CLKH)A$	Input setup time, read data valid on EM_D[31:0] before EM_CLK rising	5		ns
29	$t_h(EM_CLKH-EM_DIV)A$	Input hold time, read data valid on EM_D[31:0] after EM_CLK rising	2		ns
30	$t_{su}(EM_CLKH-EM_WAITV)A$	Setup time, EM_WAIT valid before EM_CLK rising edge	5		ns
31	$t_h(EM_CLKH-EM_WAITIV)A$	Hold time, EM_WAIT valid after EM_CLK rising edge	0		ns
33	$t_w(EM_WAIT)A$	Pulse width of EM_WAIT assertion and deassertion	2E + 5		ns
34	$t_d(EM_WAITD-HOLD)A$	Delay from EM_WAIT sampled deasserted on EM_CLK rising to beginning of HOLD phase		4E ⁽³⁾	ns
35	$t_{su}(EM_WAITA-HOLD)A$	Setup before end of STROBE phase (if no extended wait states are inserted) by which EM_WAIT must be sampled asserted on EM_CLK rising in order to add extended wait states. ⁽⁴⁾	4E ⁽³⁾		ns

(1) E = SYSCLK3 (EM_CLK) period.

(2) These parameters apply to memories selected by $\overline{EM_CS}[2]$ in both normal and NAND modes.

(3) These parameters specify the number of EM_CLK cycles of latency between EM_WAIT being sampled at the device pin and the EMIF entering the HOLD phase. However, the asynchronous setup (parameter 30) and hold time (parameter 31) around each EM_CLK edge must also be met in order to ensure the EM_WAIT signal is correctly sampled.

(4) In [Figure 4-15](#), it appears that there are more than 4 EM_CLK cycles encompassed by parameter 35. However, EM_CLK cycles that are part of the extended wait period should not be counted; the 4 EM_CLK requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 4-8. EMIF Asynchronous Interface Switching Characteristics⁽¹⁾

NO.		PARAMETER	MIN	MAX	UNIT
1	$t_c(EM_CLK)$	Cycle time, EMIF clock EM_CLK	10		ns
2	$t_w(EM_CLK)$	Pulse width, high or low, EMIF clock EM_CLK	3		ns
17	$t_{dis}(EM_CLKH-EM_DHZ)S$	Delay time, EM_CLK rising to EM_D[31:0] 3-stated		7.7	ns
18	$t_{ena}(EM_CLKH-EM_DLZ)S$	Output hold time, EM_CLK rising to EM_D[31:0] driving	1.15		ns
21	$t_d(EM_CLKH-EM_CS2V)A$	Delay time, from EM_CLK rising edge to $\overline{EM_CS}[2]$ valid	0	8	ns
22	$t_d(EM_CLKH-EM_WE_DQM)V A$	Delay time, EM_CLK rising to EM $\overline{WE_DQM}[3:0]$ valid	0	8	ns
23	$t_d(EM_CLKH-EM_AV)A$	Delay time, EM_CLK rising to EM_A[12:0] and EM_BA[1:0] valid	0	8	ns
24	$t_d(EM_CLKH-EM_DV)A$	Delay time, EM_CLK rising to EM_D[31:0] valid	0	8	ns
25	$t_d(EM_CLKH-EM_OE)V A$	Delay time, EM_CLK rising to $\overline{EM_OE}$ valid	0	8	ns
26	$t_d(EM_CLKH-EM_RW)A$	Delay time, EM_CLK rising to EM $\overline{RW}$ valid	0	8	ns
27	$t_{dis}(EM_CLKH-EM_DDIS)A$	Delay time, EM_CLK rising to EM_D[31:0] 3-stated	0	8	ns
32	$t_d(EM_CLKH-EM_WE)A$	Delay time, EM_CLK rising to $\overline{EM_WE}$ valid	0	8	ns

(1) These parameters apply to memories selected by $\overline{EM_CS}[2]$ in both normal and NAND modes.




Figure 4-9. Basic SDRAM Write Operation




Figure 4-10. Basic SDRAM Read Operation




Figure 4-11. Asynchronous Read WE Strobe Mode




Figure 4-12. Asynchronous Read Select Strobe Mode




Figure 4-13. Asynchronous Write WE Strobe Mode




Figure 4-14. Asynchronous Write Select Strobe Mode




Figure 4-15. EM_WAIT Timing Requirements

4.12 Universal Host-Port Interface (UHPI) [C6727 Only]

4.12.1 UHPI Device-Specific Information

The C672x DSP includes a flexible universal host-port interface (UHPI) with more options than the host-port interface on the C671x DSP.

The UHPI on the C672x DSP supports three major operating modes listed in [Table 4-9](#).

Table 4-9. UHPI Major Modes on C672x

UHPI MAJOR MODE	EXAMPLE FIGURE
Multiplexed Host Address/Data Half-Word (16-Bit) Mode	Figure 4-17
Multiplexed Host Address/Data Fullword (32-Bit) Mode	Figure 4-18
Non-Multiplexed Host Address/Data Fullword (32-Bit) Mode	Figure 4-19

In all modes, the UHPI uses three select inputs ($\overline{\text{UHPI_HCS}}$, $\overline{\text{UHPI_HDS}}[2:1]$) which are combined internally to produce the internal strobe signal $\overline{\text{HSTROBE}}$. The $\overline{\text{HSTROBE}}$ strobe signal is used in the UHPI to capture incoming address and control signals on its falling edge and write data on its rising edge. The $\overline{\text{UHPI_HCS}}$ signal also gates the deassertion of the $\overline{\text{UHPI_HRDY}}$ signal externally.




Figure 4-16. UHPI Strobe and Ready Interaction

The two HPI control pins $\text{UHPI_HCNTL}[1:0]$ determine the type of access that the host will perform. Note that only two of the four access types are supported in Non-Multiplexed Host Address/Data Fullword Mode.

Table 4-10. HPI Access Types Selected by $\text{UHPI_HCNTL}[1:0]$

$\text{UHPI_HCNTL}[1:0]$	DESCRIPTION	MULTIPLEXED HALF-WORD	MULTIPLEXED FULLWORD	NON-MULTIPLEXED FULLWORD
00	HPI Control Register (HPIC) Access	Y	Y	Y
01	HPI Data Access (HPID) with autoincrementing address	Y	Y	N
10	HPI Address Register (HPIA) Access	Y	Y	N
11	HPI Data Access (HPID) without autoincrementing address	Y	Y	Y

CAUTION

When performing a set of HPID with autoincrementing address accesses ($\text{UHPI_HCNTL}[1:0] = '01'$), the set must begin and end at a word-aligned address. In addition, all four of the $\overline{\text{UHPI_HBE}}[3:0]$ must be enabled on every access in the set.

CAUTION

The encoding of $\text{UHPI_CNTL}[1:0]$ on the C672x DSP is different from $\text{HCNTL}[1:0]$ on the C671x DSP. Modes 01 and 10 are swapped.

Figure 4-17 illustrates the Multiplexed Host Address/Data Half-Word Mode hookup between the C672x DSP and an external host microcontroller. In this mode, each 32-bit HPI access is broken up into two halves. The UHPI_HD[16]/HHWIL pin functions as UHPI_HHWIL which must be '0' during the first half of access and '1' during the second half.

CAUTION

Unless configured as general-purpose I/O in the UHPI module, UHPI_HD[31:17] and UHPI_HD[16]/HHWIL will be driven as outputs along with UHPI_HD[15:0] when the HPI is read, even though only the lower half-word is used to transfer data. This can be especially problematic for the UHPI_HD[16]/HHWIL pin which should be used as an input in this mode. Therefore, be sure to configure the upper half of the UHPI_HD bus as general-purpose I/O pins. Furthermore, be sure to program the UHPI_HD[16] function as a general-purpose *input* to avoid a drive conflict with the external host MCU.


In this mode, as well as the Multiplexed Host Address/Data Fullword mode, the UHPI can be made more secure by restricting the upper 16 bits of the DSP addresses it can access to what is set in CFGHPIAMSB and CFGHPIAUMB registers. (See Table 4-13 and Table 4-14).

The host is responsible for configuring the internal HPIA register whether or not it is being overridden by the device configuration registers CFGHPIAMSB and CFGHPIAUMB.

After the HPIA register has been set, either a single or a group of autoincrementing accesses to HPID may be performed.

The $\overline{\text{UHPI_HRDY}}$ adds wait states to extend the host MCU access until the C672x DSP has completed the desired operation.


The $\overline{\text{HINT}}$ signal is available for the DSP to interrupt the host MCU. The UHPI also includes an interrupt to the DSP core from the host as part of the HPIC register.



- A. May be used as EM_D[31:16]
- B. Optional for hosts supporting multiplexed address and data. Pull up if not used. Low when address is on the bus.
- C. DSP byte enables UHPI_HBE[3:2] are not required in this mode.
- D. Two host address lines *or* host GPIO if address lines are not available.
- E. A[1], assuming this address increments from 0 to 1 between two successive 16-bit accesses.
- F. Byte Enables (active during reads and writes). Some processors support a byte-enable mode on their write-enable pins.
- G. Only required if needed for strobe timing. Not required if CS meets strobe timing requirements. Tie UHPI_HDS[2] and UHPI_HDS[1] opposite. For more information, see [Figure 4-16](#).

Figure 4-17. UHPI Multiplexed Host Address/Data Half-Word Mode


Figure 4-18 illustrates the Multiplexed Host Address/Data Fullword Mode hookup between the C672x DSP and an external host microcontroller. In this mode, all 32 bits of UHPI_HD[31:0] are used and the host can access HPIA, HPID, and HPIC in a single bus cycle.



- A. May be used as EM_D[31:16]
- B. Optional for hosts supporting multiplexed address and data. Pull up if not used. Low when address is on the bus.
- C. Two host address lines **or** host GPIO if address lines are not available.
- D. Byte Enables (active during reads and writes). Some processors support a byte-enable mode on their write enable pins.
- E. Only required if needed for strobe timing. Not required if $\overline{CS}$ meets strobe timing requirements.

Figure 4-18. UHPI Multiplexed Host Address/Data Fullword Mode

Figure 4-19 illustrates the Non-Multiplexed Host Address/Data Fullword mode of the UHPI. In this mode, the UHPI behaves almost like an asynchronous SRAM except it asserts the $\overline{\text{UHPI_HRDY}}$ signal. This mode allows the host to randomly access a 64K-byte page in the C672x address space. The upper 32 bits of the C672x address are set by the DSP (only) through the CFGHP IAMSB and CFGHP IAUMB registers (see Table 4-13 and Table 4-14).



- A. Two host address lines **or** host GPIO if address lines are not available.
- B. Not used in this mode.
- C. Byte Enables (active during reads and writes). Some processors support a byte-enable mode on their write enable pins.
- D. Only required if needed for strobe timing. Not required if $\overline{\text{CS}}$ meets strobe timing requirements.

Figure 4-19. UHPI Non-Multiplexed Host Address/Data Fullword Mode

CAUTION

The EMIF data bus and UHPI HA inputs share the EM_D[31:16]/UHPI_HA[15:0] pins. When using Non-Multiplexed mode, make sure the EMIF does not drive EM_D[31:16]; otherwise, a drive conflict with the external host MCU may result. Normally, the EMIF will begin to drive the EM_D[31:16] lines immediately after it completes the SDRAM initialization sequence, which occurs automatically after $\overline{\text{RESET}}$ is released. To avoid a drive conflict then, the boot software must set CFGHP I.NMUX to '1' before the EMIF drives EM_D[31:16]. Setting CFGHP I.NMUX to '1' forces these pins to be input pins.


4.12.2 UHPI Peripheral Registers Description(s)

Table 4-11 is a list of the UHPI registers.

Table 4-11. UHPI Configuration Registers

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
Device-Level Configuration Registers Controlling UHPI		
0x4000 0008	CFGHPI	UHPI Configuration Register
0x4000 000C	CFGHPIAMSB	Most Significant Byte of UHPI Address
0x4000 0010	CFGHPIAUMB	Upper Middle Byte of UHPI Address
UHPI Internal Registers		
0x4300 0000	PID	Peripheral ID Register
0x4300 0004	PWREMU	Power and Emulation Management Register
0x4300 0008	GPIOINT	General Purpose I/O Interrupt Control Register
0x4300 000C	GPIOEN	General Purpose I/O Enable Register
0x4300 0010	GPDIR1	General Purpose I/O Direction Register 1
0x4300 0014	GPDAT1	General Purpose I/O Data Register 1
0x4300 0018	GPDIR2	General Purpose I/O Direction Register 2
0x4300 001C	GPDAT2	General Purpose I/O Data Register 2
0x4300 0020	GPDIR3	General Purpose I/O Direction Register 3
0x4300 0024	GPDAT3	General Purpose I/O Data Register 3
0x4300 0028	Reserved	Reserved
0x4300 002C	Reserved	Reserved
0x4300 0030	HPIC	Control Register
0x4300 0034	HPIAW	Write Address Register
0x4300 0038	HPIAR	Read Address Register
0x4300 003C	Reserved	Reserved
0x4300 0040	Reserved	Reserved

The UHPI has several device-level configuration registers which affect its behavior. [Figure 4-20](#), [Figure 4-21](#), and [Figure 4-22](#) show the bit layout of these registers. [Table 4-12](#), [Table 4-13](#), and [Table 4-14](#) contain a description of the bits in these registers.




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-20. CFGHPI Register Bit Layout (0x4000 0008)

Table 4-12. CFGHPI Register Bit Field Description (0x4000 0008)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:5	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
4	BYTEAD	0	R/W	UHPI Host Address Type 0 = Host Address is a word address 1 = Host Address is a byte address
3	FULL	0	R/W	UHPI Multiplexing Mode (when NMUX = 0) 0 = Half-Word (16-bit data) Multiplexed Address and Data Mode 1 = Fullword (32-bit data) Multiplexed Address and Data Mode
2	NMUX	0	R/W	UHPI Non-Multiplexed Mode Enable 0 = Multiplexed Address and Data Mode 1 = Non-Multiplexed Address and Data Mode (utilizes optional UHPI_HA[15:0] pins). Host data bus is 32 bits in Non-Multiplexed mode. Setting this bit prevents the EMIF from driving data out or 'parking' the shared EM_D[31:16]/UHPI_HA[15:0] pins.
1	PAGEM	0	R/W	UHPI Page Mode Enable (Only for Multiplexed Address and Data Mode). 0 = Full 32-bit DSP address specified through host port. 1 = Only lower 16 bits of DSP address are specified through host port. Upper 16 bits are restricted to the page selected by CFGHPIAMSB and CFGHPIAUMB registers.
0	ENA	0	R/W	UHPI Enable 0 = UHPI is disabled 1 = UHPI is enabled. Set this bit to '1' only after configuring the other bits in this register.




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-21. CFGHPIAMSB Register Bit Layout (0x4000 000C)

Table 4-13. CFGHPIAMSB Register Bit Field Description (0x4000 000C)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:8	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
7:0	HPIAMSB	0	R/W	UHPI most significant byte of DSP address to access in Non-Multiplexed mode and in Multiplexed Address and Data mode when PAGEM = 1. Sets bits [31:24] of the DSP internal address as accessed through UHPI.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-22. CFGHPIAUMB Register Bit Layout (0x4000 0010)

Table 4-14. CFGHPIAUMB Register Bit Field Description (0x4000 0010)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:8	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
7:0	HPIAUMB	0	R/W	UHPI upper middle byte of DSP address to access in Non-Multiplexed mode and in Multiplexed Address and Data mode when PAGEM = 1. Sets bits [23:16] of the DSP internal address as accessed through UHPI.

4.12.3 UHPI Electrical Data/Timing

4.12.3.1 Universal Host-Port Interface (UHPI) Read and Write Timing

Table 4-15 and Table 4-16 assume testing over recommended operating conditions (see Figure 4-23 through Figure 4-26).

Table 4-15. UHPI Read and Write Timing Requirements^{(1) (2)}

NO.		MIN	MAX	UNIT
9	$t_{su}(HASL-DSL)$ Setup time, $\overline{UHPI_HAS}$ low before DS falling edge	5		ns
10	$t_h(DSL-HASL)$ Hold time, $\overline{UHPI_HAS}$ low after DS falling edge	2		ns
11	$t_{su}(HAD-HASL)$ Setup time, HAD valid before $\overline{UHPI_HAS}$ falling edge	5		ns
12	$t_h(HASL-HAD)$ Hold time, HAD valid after $\overline{UHPI_HAS}$ falling edge	5		ns
13	$t_w(DSL)$ Pulse duration, DS low	15		ns
14	$t_w(DSH)$ Pulse duration, DS high	2P		ns
15	$t_{su}(HAD-DSL)$ Setup time, HAD valid before DS falling edge	5		ns
16	$t_h(DSL-HAD)$ Hold time, HAD valid after DS falling edge	5		ns
17	$t_{su}(HD-DSH)$ Setup time, HD valid before DS rising edge	5		ns
18	$t_h(DSH-HD)$ Hold time, HD valid after DS rising edge	0		ns
37	$t_{su}(HCSL-DSL)$ Setup time, $\overline{UHPI_HCS}$ low before DS falling edge	0		ns
38	$t_h(HRDYH-DSL)$ Hold time, DS low after $\overline{UHPI_HRDY}$ rising edge	1		ns


(1) P = SYSCLK2 period

(2) DS refers to HSTROBE. HD refers to UHPI_HD[31:0]. HDS refers to $\overline{UHPI_HDS}[1]$ or $\overline{UHPI_HDS}[2]$. HAD refers to UHPI_HCNTL[0], UHPI_HCNTL[1], UHPI_HHWIL, and UHPI_HRW.

Table 4-16. UHPI Read and Write Switching Characteristics^{(1) (2)}


NO.	PARAMETER		MIN	MAX	UNIT	
1	$t_{d(DSL-HDV)}$	Delay time, DS low to HD valid	Case 1. HPIC or HPIA read	1	15	ns
			Case 2. HPID read with no auto-increment	$9 * 2H + 20^{(3)}$		
			Case 3. HPID read with auto-increment and read FIFO initially empty	$9 * 2H + 20^{(3)}$		
			Case 4. HPID read with auto-increment and data previously prefetched into the read FIFO	1	15	
2	$t_{dis(DSH-HDV)}$	Disable time, HD high-impedance from DS high	1	4	ns	
3	$t_{en(DSL-HDD)}$	Enable time, HD driven from DS low	3	15	ns	
4	$t_{d(DSL-HRDYH)}$	Delay time, DS low to $\overline{UHPI_HRDY}$ high		12	ns	
5	$t_{d(DSH-HRDYH)}$	Delay time, DS high to $\overline{UHPI_HRDY}$ high		12	ns	
6	$t_{d(DSL-HRDYL)}$	Delay time, DS low to $\overline{UHPI_HRDY}$ low	Case 1. HPID read with no auto-increment	$10 * 2H + 20^{(3)}$		ns
			Case 2. HPID read with auto-increment and read FIFO initially empty	$10 * 2H + 20^{(3)}$		
7	$t_{d(HDV-HRDYL)}$	Delay time, HD valid to $\overline{UHPI_HRDY}$ low	0		ns	
34	$t_{d(DSH-HRDYL)}$	Delay time, DS high to $\overline{UHPI_HRDY}$ low	Case 1. HPIA write	$5 * 2H + 20^{(3)}$		ns
			Case 2. HPID read with auto-increment and read FIFO initially empty	$5 * 2H + 20^{(3)}$		
35	$t_{d(DSL-HRDYL)}$	Delay time, DS low to $\overline{UHPI_HRDY}$ low for HPIA write and FIFO not empty		$40 * 2H + 20^{(3)}$	ns	
36	$t_{d(HASL-HRDYH)}$	Delay time, $\overline{UHPI_HAS}$ low to $\overline{UHPI_HRDY}$ high		12	ns	

(1) $H = 0.5 * \text{SYCLK2 period}$ (2) DS refers to $\overline{HSTROBE}$. HAD refers to $\overline{UHPI_HCNTL[0]}$, $\overline{UHPI_HCNTL[1]}$, $\overline{UHPI_HHWIL}$, and $\overline{UHPI_HRW}$.(3) Max delay is a best case, assuming no delays due to resource conflicts between UHPI and dMAX or CPU. $\overline{UHPI_HRDY}$ should always be used to indicate when an access is complete instead of relying on these parameters.




A. Depending on the type of write or read operation (HPID or HPIC), transitions on **UHPI_HRDY** may or may not occur.

Figure 4-23. Non-Multiplexed Read/Write Timings




- A. See [Figure 4-16](#).
- B. Depending on the type of write or read operation (HPID without auto-incrementing, HPID with auto-incrementing) and the state of the FIFO, transitions on UHPI_HRDY may or may not occur.

Figure 4-24. Multiplexed Read Timings Using UHPI_HAS



- A. See [Figure 4-16](#).
B. Depending on the type of write or read operation (HPID without auto-incrementing, HPID with auto-incrementing) and the state of the FIFO, transitions on UHPI_HRDY may or may not occur.

Figure 4-25. Multiplexed Read Timings With UHPI_HAS Held High



- A. See [Figure 4-16](#).
B. Depending on the type of write or read operation (HPID without auto-incrementing, HPID with auto-incrementing) and the state of the FIFO, transitions on UHPI_HRDY may or may not occur.

Figure 4-26. Multiplexed Write Timings With UHPI_HAS Held High

4.13 Multichannel Audio Serial Ports (McASP0, McASP1, and McASP2)

The McASP serial port is specifically designed for multichannel audio applications. Its key features are:

- Flexible clock and frame sync generation logic and on-chip dividers
- Up to sixteen transmit or receive data pins and serializers
- Large number of serial data format options, including:
 - TDM Frames with 2 to 32 time slots per frame (periodic) or 1 slot per frame (burst).
 - Time slots of 8,12,16, 20, 24, 28, and 32 bits.
 - First bit delay 0, 1, or 2 clocks.
 - MSB or LSB first bit order.
 - Left- or right-aligned data words within time slots
- DIT Mode (optional) with 384-bit Channel Status and 384-bit User Data registers.
- Extensive error-checking and mute generation logic
- All unused pins GPIO-capable




Figure 4-27. McASP Block Diagram

The three McASPs on C672x have different configurations (see [Table 4-17](#)). **NOTE:** McASP2 is not available on the C6722.

Table 4-17. McASP Configurations on C672x DSP

McASP	DIT	CLOCK PINS	DATA PINS	COMMENTS
McASP0	No	AHCLKX0/AHCLKX2, ACLKX0, AFSX0 AHCLKR0/AHCLKR1, ACLKR0, AFSR0	Up to 16	AHCLKX0/AHCLKX2 share pin. AHCLKR0/AHCLKR1 share pin.
McASP1	No	AHCLKX1, ACLKX1, AFSX1, ACLKR1, AFSR1	Up to 6	AHCLKR0/AHCLKR1 share pin
McASP2	Yes	ACLKX2, AFSX2, AHCLKR2, ACLKR2, AFSR2 (Only available on the C6727.)	Up to 2	Full functionality on C6727. On C6726, functions only as DIT since only AHCLKX0/AHCLKX2 is available. Not available on the C6722.

NOTE: The McASPs *do not* have dedicated AMUTEINx pins. Instead they can select one of the pins listed in [Table 4-19](#), [Table 4-20](#), and [Table 4-21](#) to use as a mute input.

4.13.1 McASP Peripheral Registers Description(s)

Table 4-18 is a list of the McASP registers. For more information about these registers, see the *TMS320C672x DSP Multichannel Audio Serial Port (McASP) Reference Guide* (literature number SPRU878).

Table 4-18. McASP Registers Accessed Through Peripheral Configuration Bus

McASP0 BYTE ADDRESS	McASP1 BYTE ADDRESS	McASP2 BYTE ADDRESS	REGISTER NAME	DESCRIPTION
Device-Level Configuration Registers Controlling McASP				
0x4000 0018	0x4000 001C	0x4000 0020	CFGMCASPx	Selects the peripheral pin to be used as AMUTEINx
McASP Internal Registers				
0x4400 0000	0x4500 0000	0x4600 0000	PID	Peripheral identification register
0x4400 0004	0x4500 0004	0x4600 0004	PWRDEMU	Power down and emulation management register
0x4400 0010	0x4500 0010	0x4600 0010	PFUNC	Pin function register
0x4400 0014	0x4500 0014	0x4600 0014	PDIR	Pin direction register
0x4400 0018	0x4500 0018	0x4600 0018	PDOUT	Pin data output register
0x4400 001C	0x4500 001C	0x4600 001C	PDIN (reads)	Read returns: Pin data input register
			PDSET (writes)	Writes affect: Pin data set register (alternate write address: PDOUT)
0x4400 0020	0x4500 0020	0x4600 0020	PDCLR	Pin data clear register (alternate write address: PDOUT)
0x4400 0044	0x4500 0044	0x4600 0044	GBLCTL	Global control register
0x4400 0048	0x4500 0048	0x4600 0048	AMUTE	Audio mute control register
0x4400 004C	0x4500 004C	0x4600 004C	DLBCTL	Digital loopback control register
0x4400 0050	0x4500 0050	0x4600 0050	DITCTL	DIT mode control register
0x4400 0060	0x4500 0060	0x4600 0060	RGBLCTL	Receiver global control register: Alias of GBLCTL, only receive bits are affected - allows receiver to be reset independently from transmitter
0x4400 0064	0x4500 0064	0x4600 0064	RMASK	Receive format unit bit mask register
0x4400 0068	0x4500 0068	0x4600 0068	RFMT	Receive bit stream format register
0x4400 006C	0x4500 006C	0x4600 006C	AFSRCTL	Receive frame sync control register
0x4400 0070	0x4500 0070	0x4600 0070	ACLKCTL	Receive clock control register
0x4400 0074	0x4500 0074	0x4600 0074	AHCLKRCTL	Receive high-frequency clock control register
0x4400 0078	0x4500 0078	0x4600 0078	RTDM	Receive TDM time slot 0-31 register
0x4400 007C	0x4500 007C	0x4600 007C	RINTCTL	Receiver interrupt control register
0x4400 0080	0x4500 0080	0x4600 0080	RSTAT	Receiver status register
0x4400 0084	0x4500 0084	0x4600 0084	RSLOT	Current receive TDM time slot register
0x4400 0088	0x4500 0088	0x4600 0088	RCLKCHK	Receive clock check control register
0x4400 008C	0x4500 008C	0x4600 008C	REVTCTL	Receiver DMA event control register
0x4400 00A0	0x4500 00A0	0x4600 00A0	XGBLCTL	Transmitter global control register. Alias of GBLCTL, only transmit bits are affected - allows transmitter to be reset independently from receiver
0x4400 00A4	0x4500 00A4	0x4600 00A4	XMASK	Transmit format unit bit mask register
0x4400 00A8	0x4500 00A8	0x4600 00A8	XFMT	Transmit bit stream format register
0x4400 00AC	0x4500 00AC	0x4600 00AC	AFSXCTL	Transmit frame sync control register
0x4400 00B0	0x4500 00B0	0x4600 00B0	ACLKXCTL	Transmit clock control register
0x4400 00B4	0x4500 00B4	0x4600 00B4	AHCLKXCTL	Transmit high-frequency clock control register
0x4400 00B8	0x4500 00B8	0x4600 00B8	XTDM	Transmit TDM time slot 0-31 register
0x4400 00BC	0x4500 00BC	0x4600 00BC	XINTCTL	Transmitter interrupt control register
0x4400 00C0	0x4500 00C0	0x4600 00C0	XSTAT	Transmitter status register
0x4400 00C4	0x4500 00C4	0x4600 00C4	XSLOT	Current transmit TDM time slot register

Table 4-18. McASP Registers Accessed Through Peripheral Configuration Bus (continued)

McASP0 BYTE ADDRESS	McASP1 BYTE ADDRESS	McASP2 BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4400 00C8	0x4500 00C8	0x4600 00C8	XCLKCHK	Transmit clock check control register
0x4400 00CC	0x4500 00CC	0x4600 00CC	XEVTCTL	Transmitter DMA event control register
–	–	0x4600 0100	DITCSRA0	Left channel status register 0
–	–	0x4600 0104	DITCSRA1	Left channel status register 1
–	–	0x4600 0108	DITCSRA2	Left channel status register 2
–	–	0x4600 010C	DITCSRA3	Left channel status register 3
–	–	0x4600 0110	DITCSRA4	Left channel status register 4
–	–	0x4600 0114	DITCSRA5	Left channel status register 5
–	–	0x4600 0118	DITCSRB0	Right channel status register 0
–	–	0x4600 011C	DITCSRB1	Right channel status register 1
–	–	0x4600 0120	DITCSRB2	Right channel status register 2
–	–	0x4600 0124	DITCSRB3	Right channel status register 3
–	–	0x4600 0128	DITCSRB4	Right channel status register 4
–	–	0x4600 012C	DITCSRB5	Right channel status register 5
–	–	0x4600 0130	DITUDRA0	Left channel user data register 0
–	–	0x4600 0134	DITUDRA1	Left channel user data register 1
–	–	0x4600 0138	DITUDRA2	Left channel user data register 2
–	–	0x4600 013C	DITUDRA3	Left channel user data register 3
–	–	0x4600 0140	DITUDRA4	Left channel user data register 4
–	–	0x4600 0144	DITUDRA5	Left channel user data register 5
–	–	0x4600 0148	DITUDRB0	Right channel user data register 0
–	–	0x4600 014C	DITUDRB1	Right channel user data register 1
–	–	0x4600 0150	DITUDRB2	Right channel user data register 2
–	–	0x4600 0154	DITUDRB3	Right channel user data register 3
–	–	0x4600 0158	DITUDRB4	Right channel user data register 4
–	–	0x4600 015C	DITUDRB5	Right channel user data register 5
0x4400 0180	0x4500 0180	0x4600 0180	SRCTL0	Serializer control register 0
0x4400 0184	0x4500 0184	0x4600 0184	SRCTL1	Serializer control register 1
0x4400 0188	0x4500 0188	–	SRCTL2	Serializer control register 2
0x4400 018C	0x4500 018C	–	SRCTL3	Serializer control register 3
0x4400 0190	0x4500 0190	–	SRCTL4	Serializer control register 4
0x4400 0194	0x4500 0194	–	SRCTL5	Serializer control register 5
0x4400 0198	–	–	SRCTL6	Serializer control register 6
0x4400 019C	–	–	SRCTL7	Serializer control register 7
0x4400 01A0	–	–	SRCTL8	Serializer control register 8
0x4400 01A4	–	–	SRCTL9	Serializer control register 9
0x4400 01A8	–	–	SRCTL10	Serializer control register 10
0x4400 01AC	–	–	SRCTL11	Serializer control register 11
0x4400 01B0	–	–	SRCTL12	Serializer control register 12
0x4400 01B4	–	–	SRCTL13	Serializer control register 13
0x4400 01B8	–	–	SRCTL14	Serializer control register 14
0x4400 01BC	–	–	SRCTL15	Serializer control register 15
0x4400 0200	0x4500 0200	0x4600 0200	XBUF0 ⁽¹⁾	Transmit buffer register for serializer 0
0x4400 0204	0x4500 0204	0x4600 0204	XBUF1 ⁽¹⁾	Transmit buffer register for serializer 1
0x4400 0208	0x4500 0208	–	XBUF2 ⁽¹⁾	Transmit buffer register for serializer 2

(1) Writes to XRBUF originate from peripheral configuration bus only when XBUSEL = 1 in XFMT.


Table 4-18. McASP Registers Accessed Through Peripheral Configuration Bus (continued)

McASP0 BYTE ADDRESS	McASP1 BYTE ADDRESS	McASP2 BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4400 020C	0x4500 020C	–	XBUF3 ⁽¹⁾	Transmit buffer register for serializer 3
0x4400 0210	0x4500 0210	–	XBUF4 ⁽¹⁾	Transmit buffer register for serializer 4
0x4400 0214	0x4500 0214	–	XBUF5 ⁽¹⁾	Transmit buffer register for serializer 5
0x4400 0218	–	–	XBUF6 ⁽¹⁾	Transmit buffer register for serializer 6
0x4400 021C	–	–	XBUF7 ⁽¹⁾	Transmit buffer register for serializer 7
0x4400 0220	–	–	XBUF8 ⁽¹⁾	Transmit buffer register for serializer 8
0x4400 0224	–	–	XBUF9 ⁽¹⁾	Transmit buffer register for serializer 9
0x4400 0228	–	–	XBUF10 ⁽¹⁾	Transmit buffer register for serializer 10
0x4400 022C	–	–	XBUF11 ⁽¹⁾	Transmit buffer register for serializer 11
0x4400 0230	–	–	XBUF12 ⁽¹⁾	Transmit buffer register for serializer 12
0x4400 0234	–	–	XBUF13 ⁽¹⁾	Transmit buffer register for serializer 13
0x4400 0238	–	–	XBUF14 ⁽¹⁾	Transmit buffer register for serializer 14
0x4400 023C	–	–	XBUF15 ⁽¹⁾	Transmit buffer register for serializer 15
0x4400 0280	0x4500 0280	0x4600 0280	RBUF0 ⁽²⁾	Receive buffer register for serializer 0
0x4400 0284	0x4500 0284	0x4600 0284	RBUF1 ⁽³⁾	Receive buffer register for serializer 1
0x4400 0288	0x4500 0288	–	RBUF2 ⁽³⁾	Receive buffer register for serializer 2
0x4400 028C	0x4500 028C	–	RBUF3 ⁽³⁾	Receive buffer register for serializer 3
0x4400 0290	0x4500 0290	–	RBUF4 ⁽³⁾	Receive buffer register for serializer 4
0x4400 0294	0x4500 0294	–	RBUF5 ⁽³⁾	Receive buffer register for serializer 5
0x4400 0298	–	–	RBUF6 ⁽³⁾	Receive buffer register for serializer 6
0x4400 029C	–	–	RBUF7 ⁽³⁾	Receive buffer register for serializer 7
0x4400 02A0	–	–	RBUF8 ⁽³⁾	Receive buffer register for serializer 8
0x4400 02A4	–	–	RBUF9 ⁽³⁾	Receive buffer register for serializer 9
0x4400 02A8	–	–	RBUF10 ⁽³⁾	Receive buffer register for serializer 10
0x4400 02AC	–	–	RBUF11 ⁽³⁾	Receive buffer register for serializer 11
0x4400 02B0	–	–	RBUF12 ⁽³⁾	Receive buffer register for serializer 12
0x4400 02B4	–	–	RBUF13 ⁽³⁾	Receive buffer register for serializer 13
0x4400 02B8	–	–	RBUF14 ⁽³⁾	Receive buffer register for serializer 14
0x4400 02BC	–	–	RBUF15 ⁽³⁾	Receive buffer register for serializer 15

(2) Reads from XRBUF originate on peripheral configuration bus only when RBUSEL = 1 in RFMT.

(3) Reads from XRBUF originate on peripheral configuration bus only when RBUSEL = 1 in RFMT.

Figure 4-28 shows the bit layout of the CFGMCASP0 register and Table 4-19 contains a description of the bits.




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-28. CFGMCASP0 Register Bit Layout (0x4000 0018)

Table 4-19. CFGMCASP0 Register Bit Field Description (0x4000 0018)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:3	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
2:0	AMUTEIN0	0	R/W	AMUTEIN0 Selects the source of the input to the McASP0 mute input. 000 = Select the input to be a constant '0' 001 = Select the input from AXR0[7]/SPI1_CLK 010 = Select the input from AXR0[8]/AXR1[5]/SPI1_SOMI 011 = Select the input from AXR0[9]/AXR1[4]/SPI1_SIMO 100 = Select the input from AHCLKR2 101 = Select the input from SPI0_SIMO 110 = Select the input from SPI0_SCS/I2C1_SCL 111 = Select the input from SPI0_ENA/I2C1_SDA

Figure 4-29 shows the bit layout of the CFGMCASP1 register and Table 4-20 contains a description of the bits.




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-29. CFGMCASP1 Register Bit Layout (0x4000 001C)

Table 4-20. CFGMCASP1 Register Bit Field Description (0x4000 001C)

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:3	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
2:0	AMUTEIN1	0	R/W	AMUTEIN1 Selects the source of the input to the McASP1 mute input. 000 = Select the input to be a constant '0' 001 = Select the input from AXR0[7]/SPI1_CLK 010 = Select the input from AXR0[8]/AXR1[5]/SPI1_SOMI 011 = Select the input from AXR0[9]/AXR1[4]/SPI1_SIMO 100 = Select the input from AHCLKR2 101 = Select the input from SPI0_SIMO 110 = Select the input from SPI0_SCS/I2C1_SCL 111 = Select the input from SPI0_ENA/I2C1_SDA

Figure 4-30 shows the bit layout of the CFGMCASP2 register and Table 4-21 contains a description of the bits.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-30. CFGMCASP2 Register Bit Layout (0x4000 0020)

Table 4-21. CFGMCASP2 Register Bit Field Description (0x4000 0020)⁽¹⁾

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:3	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
2:0	AMUTEIN2	0	R/W	AMUTEIN2 Selects the source of the input to the McASP2 mute input. 000 = Select the input to be a constant '0' 001 = Select the input from AXR0[7]/SPI1_CLK 010 = Select the input from AXR0[8]/AXR1[5]/SPI1_SOMI 011 = Select the input from AXR0[9]/AXR1[4]/SPI1_SIMO 100 = Select the input from AHCLKR2 101 = Select the input from SPI0_SIMO 110 = Select the input from SPI0_SCS/I2C1_SCL 111 = Select the input from SPI0_ENA/I2C1_SDA

(1) CFGMCASP2 is reserved on the C6722.

4.13.2 McASP Electrical Data/Timing

4.13.2.1 Multichannel Audio Serial Port (McASP) Timing

Table 4-22 and Table 4-23 assume testing over recommended operating conditions (see Figure 4-31 and Figure 4-32).

Table 4-22. McASP Timing Requirements^{(1) (2)}

NO.			MIN	MAX	UNIT
1	$t_{c(AHCKRX)}$	Cycle time, AHCLKR external, AHCLKR input	20		ns
		Cycle time, AHCLKX external, AHCLKX input	20		
2	$t_{w(AHCKRX)}$	Pulse duration, AHCLKR external, AHCLKR input	7.5		ns
		Pulse duration, AHCLKX external, AHCLKX input	7.5		
3	$t_{c(ACKRX)}$	Cycle time, ACLKR external, ACLKR input	greater of 2P or 20 ns		ns
		Cycle time, ACLKX external, ACLKX input	greater of 2P or 20 ns		
4	$t_{w(ACKRX)}$	Pulse duration, ACLKR external, ACLKR input	10		ns
		Pulse duration, ACLKX external, ACLKX input	10		
5	$t_{su(AFRXC-ACKRX)}$	Setup time, AFSR input to ACLKR internal	8		ns
		Setup time, AFSX input to ACLKX internal	8		
		Setup time, AFSR input to ACLKR external input	3		
		Setup time, AFSX input to ACLKX external input	3		
		Setup time, AFSR input to ACLKR external output	3		
		Setup time, AFSX input to ACLKX external output	3		
6	$t_{h(ACKRX-AFRX)}$	Hold time, AFSR input after ACLKR internal	0		ns
		Hold time, AFSX input after ACLKX internal	0		
		Hold time, AFSR input after ACLKR external input	3		
		Hold time, AFSX input after ACLKX external input	3		
		Hold time, AFSR input after ACLKR external output	3		
		Hold time, AFSX input after ACLKX external output	3		
7	$t_{su(AXR-ACKRX)}$	Setup time, AXRn input to ACLKR internal	8		ns
		Setup time, AXRn input to ACLKR external input	3		
		Setup time, AXRn input to ACLKR external output	3		
8	$t_{h(ACKRX-AXR)}$	Hold time, AXRn input after ACLKR internal	3		ns
		Hold time, AXRn input after ACLKR external input	3		
		Hold time, AXRn input after ACLKR external output	3		


- (1) ACLKX internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
 ACLKX external input – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
 ACLKX external output – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
 ACLKR internal – ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
 ACLKR external input – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
 ACLKR external output – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1

- (2) P = SYSCLK2 period

Table 4-23. McASP Switching Characteristics⁽¹⁾


NO.	PARAMETER		MIN	MAX	UNIT
9	$t_{c(AHCKRX)}$	Cycle time, AHCLKR internal, AHCLKR output	20		ns
		Cycle time, AHCLKR external, AHCLKR output	20		
		Cycle time, AHCLKX internal, AHCLKX output	20		
		Cycle time, AHCLKX external, AHCLKX output	20		
10	$t_{w(AHCKRX)}$	Pulse duration, AHCLKR internal, AHCLKR output	$(AHR/2) - 2.5^{(2)}$		ns
		Pulse duration, AHCLKR external, AHCLKR output	$(AHR/2) - 2.5^{(2)}$		
		Pulse duration, AHCLKX internal, AHCLKX output	$(AHX/2) - 2.5^{(3)}$		
		Pulse duration, AHCLKX external, AHCLKX output	$(AHX/2) - 2.5^{(3)}$		
11	$t_{c(ACKRX)}$	Cycle time, ACLKR internal, ACLKR output	greater of 2P or 20 ns ⁽⁴⁾		ns
		Cycle time, ACLKR external, ACLKR output	greater of 2P or 20 ns ⁽⁴⁾		
		Cycle time, ACLKX internal, ACLKX output	greater of 2P or 20 ns ⁽⁴⁾		
		Cycle time, ACLKX external, ACLKX output	greater of 2P or 20 ns ⁽⁴⁾		
12	$t_{w(ACKRX)}$	Pulse duration, ACLKR internal, ACLKR output	$(AR/2) - 2.5^{(5)}$		ns
		Pulse duration, ACLKR external, ACLKR output	$(AR/2) - 2.5^{(5)}$		
		Pulse duration, ACLKX internal, ACLKX output	$(AX/2) - 2.5^{(6)}$		
		Pulse duration, ACLKX external, ACLKX output	$(AX/2) - 2.5^{(6)}$		
13	$t_{d(ACKRX-FRX)}$	Delay time, ACLKR internal, AFSR output		5	ns
		Delay time, ACLKX internal, AFSX output		5	
		Delay time, ACLKR external input, AFSR output		10	
		Delay time, ACLKX external input, AFSX output		10	
		Delay time, ACLKR external output, AFSR output		10	
		Delay time, ACLKX external output, AFSX output		10	
		Delay time, ACLKR internal, AFSR output	-2		
		Delay time, ACLKX internal, AFSX output	-2		
		Delay time, ACLKR external input, AFSR output	0		
		Delay time, ACLKX external input, AFSX output	0		
		Delay time, ACLKR external output, AFSR output	0		
		Delay time, ACLKX external output, AFSX output	0		
14	$t_{d(ACLKX-AXRV)}$	Delay time, ACLKX internal, AXRn output	-1	5	ns
		Delay time, ACLKX external input, AXRn output	0	10	
		Delay time, ACLKX external output, AXRn output	0	10	
15	$t_{dis(ACKX-AXRHZ)}$	Disable time, ACLKX internal, AXRn output	-3	10	ns
		Disable time, ACLKX external input, AXRn output	-3	10	
		Disable time, ACLKX external output, AXRn output	-3	10	

- (1) ACLKX internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
 ACLKX external input – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
 ACLKX external output – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
 ACLKR internal – ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
 ACLKR external input – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
 ACLKR external output – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
- (2) AHR - Cycle time, AHCLKR.
 (3) AHX - Cycle time, AHCLKX.
 (4) P = SYSCLK2 period
 (5) AR - ACLKR period.
 (6) AX - ACLKX period.



- A. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).
- B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 4-31. McASP Input Timings



- A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

Figure 4-32. McASP Output Timings

4.14 Serial Peripheral Interface Ports (SPI0, SPI1)

4.14.1 SPI Device-Specific Information

Figure 4-33 is a block diagram of the SPI module, which is a simple shift register and buffer plus control logic. Data is written to the shift register before transmission occurs and is read from the buffer at the end of transmission. The SPI can operate either as a master, in which case, it initiates a transfer and drives the SPIx_CLK pin, or as a slave. Four clock phase and polarity options are supported as well as many data formatting options.




Figure 4-33. Block Diagram of SPI Module

The SPI supports 3-, 4-, and 5-pin operation with three basic pins (SPIx_CLK, SPIx_SIMO, and SPIx_SOMI) and two optional pins (SPIx_SCS, SPIx_ENA).

The optional $\overline{\text{SPIx_SCS}}$ (Slave Chip Select) pin is most useful to enable in slave mode when there are other slave devices on the same SPI port. The C672x will only shift data and drive the SPIx_SOMI pin when $\overline{\text{SPIx_SCS}}$ is held low.

In slave mode, $\overline{\text{SPIx_ENA}}$ is an optional output and can be driven in either a push-pull or open-drain manner. The $\overline{\text{SPIx_ENA}}$ output provides the status of the internal transmit buffer (SPIDAT0/1 registers). In four-pin mode with the enable option, $\overline{\text{SPIx_ENA}}$ is asserted only when the transmit buffer is full, indicating that the slave is ready to begin another transfer. In five-pin mode, the $\overline{\text{SPIx_ENA}}$ is additionally qualified by $\overline{\text{SPIx_SCS}}$ being asserted. This allows a single handshake line to be shared by multiple slaves on the same SPI bus.

In master mode, the $\overline{\text{SPIx_ENA}}$ pin is an optional input and the master can be configured to delay the start of the next transfer until the slave asserts $\overline{\text{SPIx_ENA}}$. The addition of this handshake signal simplifies SPI communications and, on average, increases SPI bus throughput since the master does not need to delay each transfer long enough to allow for the worst-case latency of the slave device. Instead, each transfer can begin as soon as both the master and slave have actually serviced the previous SPI transfer.




Figure 4-34. Illustration of SPI Master-to-SPI Slave Connection

4.14.2 SPI Peripheral Registers Description(s)

Table 4-24 is a list of the SPI registers.

Table 4-24. SPIx Configuration Registers

SPI0 BYTE ADDRESS	SPI1 BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4700 0000	0x4800 0000	SPIGCR0	Global Control Register 0
0x4700 0004	0x4800 0004	SPIGCR1	Global Control Register 1
0x4700 0008	0x4800 0008	SPIINT0	Interrupt Register
0x4700 000C	0x4800 000C	SPIVL	Interrupt Level Register
0x4700 0010	0x4800 0010	SPIFLG	Flag Register
0x4700 0014	0x4800 0014	SPIPC0	Pin Control Register 0 (Pin Function)
0x4700 0018	0x4800 0018	SPIPC1	Pin Control Register 1 (Pin Direction)
0x4700 001C	0x4800 001C	SPIPC2	Pin Control Register 2 (Pin Data In)
0x4700 0020	0x4800 0020	SPIPC3	Pin Control Register 3 (Pin Data Out)
0x4700 0024	0x4800 0024	SPIPC4	Pin Control Register 4 (Pin Data Set)
0x4700 0028	0x4800 0028	SPIPC5	Pin Control Register 5 (Pin Data Clear)
0x4700 002C	0x4800 002C	Reserved	Reserved - Do not write to this register
0x4700 0030	0x4800 0030	Reserved	Reserved - Do not write to this register
0x4700 0034	0x4800 0034	Reserved	Reserved - Do not write to this register
0x4700 0038	0x4800 0038	SPIDAT0	Shift Register 0 (without format select)
0x4700 003C	0x4800 003C	SPIDAT1	Shift Register 1 (with format select)
0x4700 0040	0x4800 0040	SPIBUF	Buffer Register
0x4700 0044	0x4800 0044	SPIEMU	Emulation Register
0x4700 0048	0x4800 0048	SPIDELAY	Delay Register
0x4700 004C	0x4800 004C	SPIDEF	Default Chip Select Register
0x4700 0050	0x4800 0050	SPIFMT0	Format Register 0
0x4700 0054	0x4800 0054	SPIFMT1	Format Register 1
0x4700 0058	0x4800 0058	SPIFMT2	Format Register 2
0x4700 005C	0x4800 005C	SPIFMT3	Format Register 3
0x4700 0060	0x4800 0060	TGINTVECT0	Interrupt Vector for SPI INT0
0x4700 0064	0x4800 0064	TGINTVECT1	Interrupt Vector for SPI INT1

4.14.3 SPI Electrical Data/Timing

4.14.3.1 Serial Peripheral Interface (SPI) Timing

Table 4-25 through Table 4-32 are not productin tested and are specified by design to 105°C (see Figure 4-35 through Figure 4-38).

Table 4-25. General Timing Requirements for SPIx Master Modes⁽¹⁾

NO.			MIN	MAX	UNIT
1	$t_{c(SPC)M}$	Cycle Time, SPIx_CLK, All Master Modes	greater of 8P or 100 ns	256P	ns
2	$t_{w(SPCH)M}$	Pulse Width High, SPIx_CLK, All Master Modes	greater of 4P or 45 ns		ns
3	$t_{w(SPCL)M}$	Pulse Width Low, SPIx_CLK, All Master Modes	greater of 4P or 45 ns		ns
4	$t_{d(SIMO_SPC)M}$	Delay, initial data bit valid on SPIx_SIMO to initial edge on SPIx_CLK ⁽²⁾	Polarity = 0, Phase = 0, to SPIx_CLK rising	4P	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	$0.5t_{c(SPC)M} + 4P$	
			Polarity = 1, Phase = 0, to SPIx_CLK falling	4P	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	$0.5t_{c(SPC)M} + 4P$	
5	$t_{d(SPC_SIMO)M}$	Delay, subsequent bits valid on SPIx_SIMO after transmit edge of SPIx_CLK	Polarity = 0, Phase = 0, from SPIx_CLK rising	15	ns
			Polarity = 0, Phase = 1, from SPIx_CLK falling	15	
			Polarity = 1, Phase = 0, from SPIx_CLK falling	15	
			Polarity = 1, Phase = 1, from SPIx_CLK rising	15	
6	$t_{oh(SPC_SIMO)M}$	Output hold time, SPIx_SIMO valid after receive edge of SPIxCLK, except for final bit ⁽³⁾	Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5t_{c(SPC)M} - 10$	ns
			Polarity = 0, Phase = 1, from SPIx_CLK rising	$0.5t_{c(SPC)M} - 10$	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5t_{c(SPC)M} - 10$	
			Polarity = 1, Phase = 1, from SPIx_CLK falling	$0.5t_{c(SPC)M} - 10$	
7	$t_{su(SOMI_SPC)M}$	Input Setup Time, SPIx_SOMI valid before receive edge of SPIx_CLK	Polarity = 0, Phase = 0, to SPIx_CLK falling	$0.5P + 15$	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	$0.5P + 15$	
			Polarity = 1, Phase = 0, to SPIx_CLK rising	$0.5P + 15$	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	$0.5P + 15$	
8	$t_{ih(SPC_SOMI)M}$	Input Hold Time, SPIx_SOMI valid after receive edge of SPIx_CLK	Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5P + 5$	ns
			Polarity = 0, Phase = 1, from SPIx_CLK rising	$0.5P + 5$	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5P + 5$	
			Polarity = 1, Phase = 1, from SPIx_CLK falling	$0.5P + 5$	

(1) P = SYSCLK2 period

(2) First bit may be MSB or LSB depending upon SPI configuration. MO(0) refers to first bit and MO(n) refers to last bit output on SPIx_SIMO. MI(0) refers to the first bit input and MI(n) refers to the last bit input on SPIx_SOMI.

(3) The final data bit will be held on the SPIx_SIMO pin until the SPIDAT0 or SPIDAT1 register is written with new data.

Table 4-26. General Timing Requirements for SPIx Slave Modes⁽¹⁾

NO.			MIN	MAX	UNIT
9	$t_{c(SPC)}S$	Cycle Time, SPIx_CLK, All Slave Modes	greater of 8P or 100 ns	256P	ns
10	$t_{w(SPCH)}S$	Pulse Width High, SPIx_CLK, All Slave Modes	greater of 4P or 45 ns		ns
11	$t_{w(SPCL)}S$	Pulse Width Low, SPIx_CLK, All Slave Modes	greater of 4P or 45 ns		ns
12	$t_{su(SOMI_SPC)}S$	Setup time, transmit data written to SPI and output onto SPIx_SOMI pin before initial clock edge from master. ^{(2) (3)}	Polarity = 0, Phase = 0, to SPIx_CLK rising	2P	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	2P	
			Polarity = 1, Phase = 0, to SPIx_CLK falling	2P	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	2P	
13	$t_{d(SPC_SOMI)}S$	Delay, subsequent bits valid on SPIx_SOMI after transmit edge of SPIx_CLK	Polarity = 0, Phase = 0, from SPIx_CLK rising	2P + 15	ns
			Polarity = 0, Phase = 1, from SPIx_CLK falling	2P + 15	
			Polarity = 1, Phase = 0, from SPIx_CLK falling	2P + 15	
			Polarity = 1, Phase = 1, from SPIx_CLK rising	2P + 15	
14	$t_{oh(SPC_SOMI)}S$	Output hold time, SPIx_SOMI valid after receive edge of SPIx_CLK, except for final bit ⁽⁴⁾	Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5t_{c(SPC)}S - 10$	ns
			Polarity = 0, Phase = 1, from SPIx_CLK rising	$0.5t_{c(SPC)}S - 10$	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5t_{c(SPC)}S - 10$	
			Polarity = 1, Phase = 1, from SPIx_CLK falling	$0.5t_{c(SPC)}S - 10$	
15	$t_{su(SIMO_SPC)}S$	Input Setup Time, SPIx_SIMO valid before receive edge of SPIx_CLK	Polarity = 0, Phase = 0, to SPIx_CLK falling	0.5P + 15	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	0.5P + 15	
			Polarity = 1, Phase = 0, to SPIx_CLK rising	0.5P + 15	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	0.5P + 15	
16	$t_{ih(SPC_SIMO)}S$	Input Hold Time, SPIx_SIMO valid after receive edge of SPIx_CLK	Polarity = 0, Phase = 0, from SPIx_CLK falling	0.5P + 5	ns
			Polarity = 0, Phase = 1, from SPIx_CLK rising	0.5P + 5	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	0.5P + 5	
			Polarity = 1, Phase = 1, from SPIx_CLK falling	0.5P + 5	

(1) P = SYSCLK2 period

(2) First bit may be MSB or LSB depending upon SPI configuration. SO(0) refers to first bit and SO(n) refers to last bit output on SPIx_SOMI. SI(0) refers to the first bit input and SI(n) refers to the last bit input on SPIx_SIMO.

(3) Measured from the termination of the write of new data to the SPI module, as evidenced by new output data appearing on the SPIx_SOMI pin. In analyzing throughput requirements, additional internal bus cycles must be accounted for to allow data to be written to the SPI module by either the DSP CPU or the dMAX.

(4) The final data bit will be held on the SPIx_SOMI pin until the SPIDAT0 or SPIDAT1 register is written with new data.

Table 4-27. Additional⁽¹⁾ SPI Master Timings, 4-Pin Enable Option^{(2) (3)}

NO.			MIN	MAX	UNIT
17	$t_{d(ENA_SPC)M}$	Delay from slave assertion of SPIx_ENA active to first SPIx_CLK from master. ⁽⁴⁾	Polarity = 0, Phase = 0, to SPIx_CLK rising	3P + 15	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	$0.5t_{c(SPC)M} + 3P + 15$	
			Polarity = 1, Phase = 0, to SPIx_CLK falling	3P + 15	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	$0.5t_{c(SPC)M} + 3P + 15$	
18	$t_{d(SPC_ENA)M}$	Max delay for slave to deassert SPIx_ENA after final SPIx_CLK edge to ensure master does not begin the next transfer. ⁽⁵⁾	Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5t_{c(SPC)M}$	ns
			Polarity = 0, Phase = 1, from SPIx_CLK falling	0	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5t_{c(SPC)M}$	
			Polarity = 1, Phase = 1, from SPIx_CLK rising	0	

(1) These parameters are in addition to the general timings for SPI master modes (Table 4-25).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before SPIx_ENA assertion.

(5) In the case where the master SPI is ready with new data before SPIx_ENA deassertion.

Table 4-28. Additional⁽¹⁾ SPI Master Timings, 4-Pin Chip Select Option^{(2) (3)}

NO.			MIN	MAX	UNIT
19	$t_{d(SCS_SPC)M}$	Delay from SPIx_SCS active to first SPIx_CLK ^{(4) (5)}	Polarity = 0, Phase = 0, to SPIx_CLK rising	2P – 10	ns
			Polarity = 0, Phase = 1, to SPIx_CLK rising	$0.5t_{c(SPC)M} + 2P – 10$	
			Polarity = 1, Phase = 0, to SPIx_CLK falling	2P – 10	
			Polarity = 1, Phase = 1, to SPIx_CLK falling	$0.5t_{c(SPC)M} + 2P – 10$	
20	$t_{d(SPC_SCS)M}$	Delay from final SPIx_CLK edge to master deasserting SPIx_SCS ^{(6) (7)}	Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5t_{c(SPC)M}$	ns
			Polarity = 0, Phase = 1, from SPIx_CLK falling	0	
			Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5t_{c(SPC)M}$	
			Polarity = 1, Phase = 1, from SPIx_CLK rising	0	

(1) These parameters are in addition to the general timings for SPI master modes (Table 4-25).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before SPIx_SCS assertion.

(5) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].

(6) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPIx_SCS will remain asserted.

(7) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].

Table 4-29. Additional⁽¹⁾ SPI Master Timings, 5-Pin Option⁽²⁾ (3)

NO.			MIN	MAX	UNIT
18	$t_{d(SPC_ENA)M}$	Max delay for slave to deassert $\overline{SPIx_ENA}$ after final $SPIx_CLK$ edge to ensure master does not begin the next transfer. ⁽⁴⁾	Polarity = 0, Phase = 0, from $SPIx_CLK$ falling	$0.5t_{c(SPC)M}$	ns
			Polarity = 0, Phase = 1, from $SPIx_CLK$ falling	0	
			Polarity = 1, Phase = 0, from $SPIx_CLK$ rising	$0.5t_{c(SPC)M}$	
			Polarity = 1, Phase = 1, from $SPIx_CLK$ rising	0	
20	$t_{d(SPC_SCS)M}$	Delay from final $SPIx_CLK$ edge to master deasserting $SPIx_SCS$ ⁽⁵⁾ ⁽⁶⁾	Polarity = 0, Phase = 0, from $SPIx_CLK$ falling	$0.5t_{c(SPC)M}$	ns
			Polarity = 0, Phase = 1, from $SPIx_CLK$ falling	0	
			Polarity = 1, Phase = 0, from $SPIx_CLK$ rising	$0.5t_{c(SPC)M}$	
			Polarity = 1, Phase = 1, from $SPIx_CLK$ rising	0	
21	$t_{d(SCSL_ENAL)M}$	Max delay for slave SPI to drive $\overline{SPIx_ENA}$ valid after master asserts $SPIx_SCS$ to delay the master from beginning the next transfer.		0.5P	ns
22	$t_{d(SCS_SPC)M}$	Delay from $\overline{SPIx_SCS}$ active to first $SPIx_CLK$ ⁽⁷⁾ ⁽⁸⁾ ⁽⁹⁾	Polarity = 0, Phase = 0, to $SPIx_CLK$ rising	$2P - 10$	ns
			Polarity = 0, Phase = 1, to $SPIx_CLK$ rising	$0.5t_{c(SPC)M} + 2P - 10$	
			Polarity = 1, Phase = 0, to $SPIx_CLK$ falling	$2P - 10$	
			Polarity = 1, Phase = 1, to $SPIx_CLK$ falling	$0.5t_{c(SPC)M} + 2P - 10$	
23	$t_{d(ENA_SPC)M}$	Delay from assertion of $\overline{SPIx_ENA}$ low to first $SPIx_CLK$ edge. ⁽¹⁰⁾	Polarity = 0, Phase = 0, to $SPIx_CLK$ rising	$3P + 15$	ns
			Polarity = 0, Phase = 1, to $SPIx_CLK$ rising	$0.5t_{c(SPC)M} + 3P + 15$	
			Polarity = 1, Phase = 0, to $SPIx_CLK$ falling	$3P + 15$	
			Polarity = 1, Phase = 1, to $SPIx_CLK$ falling	$0.5t_{c(SPC)M} + 3P + 15$	

(1) These parameters are in addition to the general timings for SPI master modes (Table 4-25).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before $\overline{SPIx_ENA}$ deassertion.

(5) Except for modes when $SPIDAT1.CSHOLD$ is enabled and there is additional data to transmit. In this case, $\overline{SPIx_SCS}$ will remain asserted.

(6) This delay can be increased under software control by the register bit field $SPIDELAY.T2CDELAY[4:0]$.

(7) If $\overline{SPIx_ENA}$ is asserted immediately such that the transmission is not delayed by $\overline{SPIx_ENA}$.

(8) In the case where the master SPI is ready with new data before $SPIx_SCS$ assertion.

(9) This delay can be increased under software control by the register bit field $SPIDELAY.C2TDELAY[4:0]$.

(10) If $\overline{SPIx_ENA}$ was initially deasserted high and $SPIx_CLK$ is delayed.

Table 4-30. Additional⁽¹⁾ SPI Slave Timings, 4-Pin Enable Option^{(2) (3)}

NO.			MIN	MAX	UNIT
24	$t_{d(SPC_ENAH)S}$	Delay from final SPIx_CLK edge to slave deasserting SPIx_ENA.			ns
		Polarity = 0, Phase = 0, from SPIx_CLK falling	P – 10	3P + 15	
		Polarity = 0, Phase = 1, from SPIx_CLK falling	$0.5t_{c(SPC)M} + P - 10$	$0.5t_{c(SPC)M} + 3P + 15$	
		Polarity = 1, Phase = 0, from SPIx_CLK rising	P – 10	3P + 15	
		Polarity = 1, Phase = 1, from SPIx_CLK rising	$0.5t_{c(SPC)M} + P - 10$	$0.5t_{c(SPC)M} + 3P + 15$	

(1) These parameters are in addition to the general timings for SPI slave modes (Table 4-26).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 4-31. Additional⁽¹⁾ SPI Slave Timings, 4-Pin Chip Select Option^{(2) (3)}

NO.			MIN	MAX	UNIT
25	$t_{d(SCSL_SPC)S}$	Required delay from SPIx_SCS asserted at slave to first SPIx_CLK edge at slave.	P		ns
26	$t_{d(SPC_SCSH)S}$	Required delay from final SPIx_CLK edge before SPIx_SCS is deasserted.			ns
		Polarity = 0, Phase = 0, from SPIx_CLK falling	$0.5t_{c(SPC)M} + P + 10$		
		Polarity = 0, Phase = 1, from SPIx_CLK falling	P + 10		
		Polarity = 1, Phase = 0, from SPIx_CLK rising	$0.5t_{c(SPC)M} + P + 10$		
		Polarity = 1, Phase = 1, from SPIx_CLK rising	P + 10		
27	$t_{ena(SCSL_SOMI)S}$	Delay from master asserting SPIx_SCS to slave driving SPIx_SOMI valid		P + 15	ns
28	$t_{dis(SCSH_SOMI)S}$	Delay from master deasserting SPIx_SCS to slave 3-stating SPIx_SOMI		P + 15	ns

(1) These parameters are in addition to the general timings for SPI slave modes (Table 4-26).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 4-32. Additional⁽¹⁾ SPI Slave Timings, 5-Pin Option⁽²⁾ ⁽³⁾

NO.			MIN	MAX	UNIT
25	$t_{d(SCSL_SPC)S}$	Required delay from $\overline{SPix_SCS}$ asserted at slave to first $SPix_CLK$ edge at slave.	P		ns
26	$t_{d(SPC_SCSH)S}$	Required delay from final $SPix_CLK$ edge before $\overline{SPix_SCS}$ is deasserted.	Polarity = 0, Phase = 0, from $SPix_CLK$ falling	$0.5t_{c(SPC)M} + P + 10$	ns
			Polarity = 0, Phase = 1, from $SPix_CLK$ falling	$P + 10$	
			Polarity = 1, Phase = 0, from $SPix_CLK$ rising	$0.5t_{c(SPC)M} + P + 10$	
			Polarity = 1, Phase = 1, from $SPix_CLK$ rising	$P + 10$	
27	$t_{ena(SCSL_SOMI)S}$	Delay from master asserting $\overline{SPix_SCS}$ to slave driving $SPix_SOMI$ valid		$P + 10$	ns
28	$t_{dis(SCSH_SOMI)S}$	Delay from master deasserting $\overline{SPix_SCS}$ to slave 3-stating $SPix_SOMI$		$P + 10$	ns
29	$t_{ena(SCSL_ENA)S}$	Delay from master deasserting $\overline{SPix_SCS}$ to slave driving $SPix_ENA$ valid		15	ns
30	$t_{dis(SPC_ENA)S}$	Delay from final clock receive edge on $SPix_CLK$ to slave 3-stating or driving high $SPix_ENA$. ⁽⁴⁾	Polarity = 0, Phase = 0, from $SPix_CLK$ falling	$2P + 15$	ns
			Polarity = 0, Phase = 1, from $SPix_CLK$ rising	$2P + 15$	
			Polarity = 1, Phase = 0, from $SPix_CLK$ rising	$2P + 15$	
			Polarity = 1, Phase = 1, from $SPix_CLK$ falling	$2P + 15$	

(1) These parameters are in addition to the general timings for SPI slave modes (Table 4-26).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

(4) $SPix_ENA$ is driven low after the transmission completes if the $SPIINT0.ENABLE_HIGHZ$ bit is programmed to 0. Otherwise it is 3-stated. If 3-stated, an external pullup resistor should be used to provide a valid level to the master. This option is useful when tying several SPI slave devices to a single master.




Figure 4-35. SPI Timings—Master Mode




Figure 4-36. SPI Timings—Slave Mode





Figure 4-37. SPI Timings—Master Mode (4-Pin and 5-Pin)

**Figure 4-38. SPI Timings—Slave Mode (4-Pin and 5-Pin)**

4.15 Inter-Integrated Circuit Serial Ports (I2C0, I2C1)

4.15.1 I2C Device-Specific Information

Having two I2C modules on the C672x simplifies system architecture, since one module may be used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate with other controllers in a system or to implement a user interface. [Figure 4-39](#) is block diagram of the C672x I2C Module.

Each I2C port supports:

- Compatible with Philips® I2C Specification Revision 2.1 (January 2000)
- Fast Mode up to 400 Kbps (no fail-safe I/O buffers)
- Noise Filter to Remove Noise 50 ns or less
- Seven- and Ten-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- Events: DMA, Interrupt, or Polling
- General-Purpose I/O Capability if not used as I2C

CAUTION

The C672x I2C pins use a standard ± 8 mA LVCMOS buffer, not the slow I/O buffer defined in the I2C specification. Series resistors may be necessary to reduce noise at the system level.




Figure 4-39. I2C Module Block Diagram

4.15.2 I2C Peripheral Registers Description(s)

Table 4-33 is a list of the I2C registers.

Table 4-33. I2Cx Configuration Registers

I2C0 BYTE ADDRESS	I2C1 BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4900 0000	0x4A00 0000	I2COAR	Own Address Register
0x4900 0004	0x4A00 0004	I2CIER	Interrupt Enable Register
0x4900 0008	0x4A00 0008	I2CSTR	Interrupt Status Register
0x4900 000C	0x4A00 000C	I2CCLKL	Clock Low Time Divider Register
0x4900 0010	0x4A00 0010	I2CCLKH	Clock High Time Divider Register
0x4900 0014	0x4A00 0014	I2CCNT	Data Count Register
0x4900 0018	0x4A00 0018	I2CDRR	Data Receive Register
0x4900 001C	0x4A00 001C	I2CSAR	Slave Address Register
0x4900 0020	0x4A00 0020	I2CDXR	Data Transmit Register
0x4900 0024	0x4A00 0024	I2CMDR	Mode Register
0x4900 0028	0x4A00 0028	I2CISR	Interrupt Source Register
0x4900 002C	0x4A00 002C	I2CEMDR	Extended Mode Register
0x4900 0030	0x4A00 0030	I2CPSC	Prescale Register
0x4900 0034	0x4A00 0034	I2CPID1	Peripheral Identification Register 1
0x4900 0038	0x4A00 0038	I2CPID2	Peripheral Identification Register 2
0x4900 0048	0x4A00 0048	I2CPFUNC	Pin Function Register
0x4900 004C	0x4A00 004C	I2CPDIR	Pin Direction Register
0x4900 0050	0x4A00 0050	I2CPDIN	Pin Data Input Register
0x4900 0054	0x4A00 0054	I2CPDOUT	Pin Data Output Register
0x4900 0058	0x4A00 0058	I2CPDSET	Pin Data Set Register
0x4900 005C	0x4A00 005C	I2CPDCLR	Pin Data Clear Register

4.15.3 I2C Electrical Data/Timing

4.15.3.1 Inter-Integrated Circuit (I2C) Timing

Table 4-34 and Table 4-35 are not production tested and are specified by design to 105°C (see Figure 4-40 and Figure 4-41).

Table 4-34. I2C Input Timing Requirements

NO.			MIN	MAX	UNIT
1	$t_{c(SCL)}$	Cycle time, I2Cx_SCL	Standard Mode	10	μs
			Fast Mode	2.5	
2	$t_{su(SCLH-SDAL)}$	Setup time, I2Cx_SCL high before I2Cx_SDA low	Standard Mode	4.7	μs
			Fast Mode	0.6	
3	$t_{h(SCLL-SDAL)}$	Hold time, I2Cx_SCL low after I2Cx_SDA low	Standard Mode	4	μs
			Fast Mode	0.6	
4	$t_{w(SCLL)}$	Pulse duration, I2Cx_SCL low	Standard Mode	4.7	μs
			Fast Mode	1.3	
5	$t_{w(SCLH)}$	Pulse duration, I2Cx_SCL high	Standard Mode	4	μs
			Fast Mode	0.6	
6	$t_{su(SDA-SCLH)}$	Setup time, I2Cx_SDA before I2Cx_SCL high	Standard Mode	250	ns
			Fast Mode	100	
7	$t_{h(SDA-SCLL)}$	Hold time, I2Cx_SDA after I2Cx_SCL low	Standard Mode	0	μs
			Fast Mode	0	
8	$t_{w(SDAH)}$	Pulse duration, I2Cx_SDA high	Standard Mode	4.7	μs
			Fast Mode	1.3	
9	$t_{r(SDA)}$	Rise time, I2Cx_SDA	Standard Mode	1000	ns
			Fast Mode	$20 + 0.1C_b$	
10	$t_{r(SCL)}$	Rise time, I2Cx_SCL	Standard Mode	1000	ns
			Fast Mode	$20 + 0.1C_b$	
11	$t_{f(SDA)}$	Fall time, I2Cx_SDA	Standard Mode	300	ns
			Fast Mode	$20 + 0.1C_b$	
12	$t_{f(SCL)}$	Fall time, I2Cx_SCL	Standard Mode	300	ns
			Fast Mode	$20 + 0.1C_b$	
13	$t_{su(SCLH-SDAH)}$	Setup time, I2Cx_SCL high before I2Cx_SDA high	Standard Mode	4	μs
			Fast Mode	0.6	
14	$t_{w(SP)}$	Pulse duration, spike (must be suppressed)	Standard Mode	N/A	ns
			Fast Mode	0	
15	C_b	Capacitive load for each bus line	Standard Mode	400	pF
			Fast Mode	400	

Table 4-35. I2C Switching Characteristics⁽¹⁾

NO.		PARAMETER	MIN	MAX	UNIT
16	$t_{c(SCL)}$	Cycle time, I2Cx_SCL	Standard Mode	10	μs
			Fast Mode	2.5	
17	$t_{su(SCLH-SDAL)}$	Setup time, I2Cx_SCL high before I2Cx_SDA low	Standard Mode	4.7	μs
			Fast Mode	0.6	
18	$t_{h(SDAL-SCLL)}$	Hold time, I2Cx_SCL low after I2Cx_SDA low	Standard Mode	4	μs
			Fast Mode	0.6	
19	$t_{w(SCLL)}$	Pulse duration, I2Cx_SCL low	Standard Mode	4.7	μs
			Fast Mode	1.3	

(1) I2C must be configured correctly to meet the timings in Table 4-35.

Table 4-35. I2C Switching Characteristics⁽¹⁾ (continued)

NO.	PARAMETER		MIN	MAX	UNIT
20	$t_{w(SCLH)}$	Pulse duration, I2Cx_SCL high	Standard Mode	4	μs
			Fast Mode	0.6	
21	$t_{su(SDAV-SCLH)}$	Setup time, I2Cx_SDA valid before I2Cx_SCL high	Standard Mode	250	ns
			Fast Mode	100	
22	$t_h(SCLL-SDAV)$	Hold time, I2Cx_SDA valid after I2Cx_SCL low	Standard Mode	0	μs
			Fast Mode	0	
23	$t_{w(SDAH)}$	Pulse duration, I2Cx_SDA high	Standard Mode	4.7	μs
			Fast Mode	1.3	
28	$t_{su(SCLH-SDAH)}$	Setup time, I2Cx_SCL high before I2Cx_SDA high	Standard Mode	4	μs
			Fast Mode	0.6	
29	C_b	Capacitive load on each bus line from this device	Standard Mode	10	pF
			Fast Mode	10	




Figure 4-40. I2C Receive Timings




Figure 4-41. I2C Transmit Timings

4.16 Real-Time Interrupt (RTI) Timer With Digital Watchdog

4.16.1 RTI/Digital Watchdog Device-Specific Information

C672x includes an RTI timer module which is used to generate periodic interrupts. This module also includes an optional digital watchdog feature. Figure 4-42 contains a block diagram of the RTI module.




Figure 4-42. RTI Timer Block Diagram

The RTI timer module consists of two independent counters which are both clocked from SYSCLK2 (but may be started individually and may have different prescaler settings).

The counters provide the timebase against which four output comparators operate. These comparators may be programmed to generate periodic interrupts. The comparators include an adder which automatically updates the compare value after each periodic interrupt. This means that the DSP only needs to initialize the comparator once with the interrupt period.

The two input captures can be triggered from any of the McASP0, McASP1, or McASP2 DMA events. The device configuration register which selects the McASP events to measure is defined in Table 4-37.

Measuring the time difference between these events provides an accurate measure of the sample rates at which the McASPs are transmitting and receiving. This measurement can be useful as a hardware assist for a software asynchronous sample rate converter algorithm.

The digital watchdog is disabled by default. Once enabled, a sequence of two 16-bit key values (0xE51A followed by 0xA35C in two separate writes) must be continually written to the key register before the watchdog counter counts down to zero; otherwise, the DSP will be reset. This feature can be used to provide an added measure of robustness against a software failure. If the application fails and ceases to write to the watchdog key; the watchdog will respond by resetting the DSP and thereby restarting the application.

Note that Counter 0 and Compare 0 are used by DSP BIOS to generate the tick counter it requires; however, Capture 0 is still available for use by the application as well as the remaining RTI resources.

4.16.2 RTI/Digital Watchdog Registers Description(s)

Table 4-36 is a list of the RTI registers.


Table 4-36. RTI Registers

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
Device-Level Configuration Registers Controlling RTI		
0x4000 0014	CFGRTI	Selects the sources for the RTI input captures from among the six McASP DMA event.
RTI Internal Registers		
0x4200 0000	RTIGCTRL	Global Control Register. Starts / stops the counters.
0x4200 0004	Reserved	Reserved bit.
0x4200 0008	RTICAPCTRL	Capture Control. Controls the capture source for the counters.
0x4200 000C	RTICOMPCTRL	Compare Control. Controls the source for the compare registers.
0x4200 0010	RTIFRC0	Free-Running Counter 0. Current value of free-running counter 0.
0x4200 0014	RTIUC0	Up-Counter 0. Current value of prescale counter 0.
0x4200 0018	RTICPUC0	Compare Up-Counter 0. Compare value compared with prescale counter 0.
0x4200 0020	RTICAFRC0	Capture Free-Running Counter 0. Current value of free-running counter 0 on external event.
0x4200 0024	RTICAUC0	Capture Up-Counter 0. Current value of prescale counter 0 on external event.
0x4200 0030	RTIFRC1	Free-Running Counter 1. Current value of free-running counter 1.
0x4200 0034	RTIUC1	Up-Counter 1. Current value of prescale counter 1.
0x4200 0038	RTICPUC1	Compare Up-Counter 1. Compare value compared with prescale counter 1.
0x4200 0040	RTICAFRC1	Capture Free-Running Counter 1. Current value of free-running counter 1 on external event.
0x4200 0044	RTICAUC1	Capture Up-Counter 1. Current value of prescale counter 1 on external event.
0x4200 0050	RTICOMP0	Compare 0. Compare value to be compared with the counters.
0x4200 0054	RTIUDCP0	Update Compare 0. Value to be added to the compare register 0 value on compare match.
0x4200 0058	RTICOMP1	Compare 1. Compare value to be compared with the counters.
0x4200 005C	RTIUDCP1	Update Compare 1. Value to be added to the compare register 1 value on compare match.
0x4200 0060	RTICOMP2	Compare 2. Compare value to be compared with the counters.
0x4200 0064	RTIUDCP2	Update Compare 2. Value to be added to the compare register 2 value on compare match.
0x4200 0068	RTICOMP3	Compare 3. Compare value to be compared with the counters.
0x4200 006C	RTIUDCP3	Update Compare 3. Value to be added to the compare register 3 value on compare match.
0x4200 0070	Reserved	Reserved bit.
0x4200 0074	Reserved	Reserved bit.
0x4200 0080	RTISETINT	Set Interrupt Enable. Sets interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.
0x4200 0084	RTICLEARINT	Clear Interrupt Enable. Clears interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation.
0x4200 0088	RTIINTFLAG	Interrupt Flags. Interrupt pending bits.

Table 4-36. RTI Registers (continued)

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4200 0090	RTIDWDCTRL	Digital Watchdog Control. Enables the Digital Watchdog.
0x4200 0094	RTIDWDPRLD	Digital Watchdog Preload. Sets the expiration time of the Digital Watchdog.
0x4200 0098	RTIWDSTATUS	Watchdog Status. Reflects the status of Analog and Digital Watchdog.
0x4200 009C	RTIWDKEY	Watchdog Key. Correct written key values discharge the external capacitor.
0x4200 00A0	RTIDWDCNTR	Digital Watchdog Down-Counter

Figure 4-43 shows the bit layout of the CFGRTI register and Table 4-37 contains a description of the bits.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 4-43. CFGRTI Register Bit Layout (0x4000 0014)**Table 4-37. CFGRTI Register Bit Field Description (0x4000 0014)**

BIT NO.	NAME	RESET VALUE	READ WRITE	DESCRIPTION
31:7,3	Reserved	N/A	N/A	Reads are indeterminate. Only 0s should be written to these bits.
6:4	CAPSEL1	0	R/W	CAPSEL0 selects the input to the RTI Input Capture 0 function. CAPSEL1 selects the input to the RTI Input Capture 1 function. The encoding is the same for both fields: 000 = Select McASP0 Transmit DMA Event 001 = Select McASP0 Receive DMA Event 010 = Select McASP1 Transmit DMA Event 011 = Select McASP1 Receive DMA Event 100 = Select McASP2 Transmit DMA Event 101 = Select McASP2 Receive DMA Event Other values are reserved and their effect is not determined.
2:0	CAPSEL0	0	R/W	

4.17 External Clock Input From Oscillator or CLKIN Pin

The C672x device includes two choices to provide an external clock input, which is fed to the on-chip PLL to generate high-frequency system clocks. These options are illustrated in Figure 4-44.

- Figure 4-44 (a) illustrates the option that uses an on-chip 1.2-V oscillator with external crystal circuit. (TI strongly encourages each customer to submit samples of the device to the crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.)
- Figure 4-44 (b) illustrates the option that uses an external 3.3-V LVCMOS-compatible clock input with the CLKIN pin.

Note that the two clock inputs are logically combined internally before the PLL so the clock input that is not used must be tied to ground.




Figure 4-44. C672x Clock Input Options

If the on-chip oscillator is chosen, then the recommended component values for Figure 4-44 (a) are listed in Table 4-38.

Table 4-38. Recommended On-Chip Oscillator Components

FREQUENCY	XTAL TYPE	X ₁	C ₅ ⁽¹⁾	C ₆ ⁽¹⁾	C ₇	C ₈	R _B	R _S
22.579	AT-49	KDS 1AF225796A	470 pF	470 pF	8 pF	8 pF	1 MΩ	0 Ω
22.579	SMD-49	KDS 1AS225796AG	470 pF	470 pF	8 pF	8 pF	1 MΩ	0 Ω
24.576	AT-49	KDS 1AF245766AAA	470 pF	470 pF	8 pF	8 pF	1 MΩ	0 Ω
24.576	SMD-49	KDS 1AS245766AHA	470 pF	470 pF	8 pF	8 pF	1 MΩ	0 Ω

(1) Capacitors C₅ and C₆ are used to reduce oscillator jitter, but are optional. If C₅ and C₆ are not used, then the node connecting capacitors C₇ and C₈ should be tied to OSCV_{SS} and OSCV_{DD} should be tied to CV_{DD}.

4.17.1 Clock Electrical Data/Timing

Table 4-39 assumes testing over recommended operating conditions.

Table 4-39. CLKIN Timing Requirements

NO.			MIN	MAX	UNIT
1	f_{osc}	Oscillator frequency range (OSCIN/OSCOOUT)	12	25	MHz
2	$t_c(\text{CLKIN})$	Cycle time, external clock driven on CLKIN	20		ns
3	$t_w(\text{CLKINH})$	Pulse width, CLKIN high	$0.4t_c(\text{CLKIN})$		ns
4	$t_w(\text{CLKINL})$	Pulse width, CLKIN low	$0.4t_c(\text{CLKIN})$		ns
5	$t_t(\text{CLKIN})$	Transition time, CLKIN		5	ns
6	f_{PLL}	Frequency range of PLL input	12	50	MHz

4.18 Phase-Locked Loop (PLL)

4.18.1 PLL Device-Specific Information

The C672x DSP generates the high-frequency internal clocks it requires through an on-chip PLL.

The input to the PLL is either from the on-chip oscillator (OSCIN pin) or from an external clock on the CLKIN pin. The PLL outputs four clocks that have programmable divider options. Figure 4-45 illustrates the PLL Topology.

The PLL is disabled by default after a device reset. It must be configured by software according to the allowable operating conditions listed in Table 4-40 before enabling the DSP to run from the PLL by setting PLLEN = 1.




Figure 4-45. PLL Topology

Table 4-40. Allowed PLL Operating Conditions

	PARAMETER	DEFAULT VALUE	ALLOWED SETTING OR RANGE	
			MIN	MAX
1	PLLRST = 1 assertion time during initialization	N/A	125 ns	
2	Lock time before setting PLEN = 1. After changing D0, PLLM, or input clock.	N/A	187.5 μ s	
3	PLL input frequency (PLLREF after D0 ⁽¹⁾)		12 MHz	50 MHz
4	PLL multiplier values (PLLM)	x13	x4	x25
5	PLL output frequency (PLLOUT before dividers D1, D2, D3) ⁽²⁾	N/A	140 MHz	600 MHz
6	SYSCLK1 frequency (set by PLLM and dividers D0, D1)	PLLOUT/1		Device Frequency Specification
7	SYSCLK2 frequency (set by PLLM and dividers D0, D2)	PLLOUT/2	/2, /3, or /4 of SYSCLK1	
8	SYSCLK3 frequency (set by PLLM and dividers D0, D3)	PLLOUT/3		EMIF Frequency Specification

(1) Some values for the D0 divider produce results outside of this range and should not be selected.

(2) In general, selecting the PLL output clock rate closest to the maximum frequency will decrease clock jitter.


CAUTION

SYSCLK1, SYSCLK2, SYSCLK3 must be configured as aligned by setting ALNCTL[2:0] to '1'; and the PLLCMD.GOSET bit must be written every time the dividers D1, D2, and D3 are changed in order to make sure the change takes effect and preserves alignment.

CAUTION

When changing the PLL parameters which affect the SYSCLK1, SYSCLK2, SYSCLK3 dividers, the bridge BR2 in [Figure 2-4](#) must be reset by the CFGBRIDGE register. See [Table 2-7](#).

The PLL is an analog circuit and is sensitive to power supply noise. Therefore it has a dedicated 3.3-V power pin (PLLHV) that should be connected to DV_{DD} at the board level through an external filter, as illustrated in [Figure 4-46](#).

**Figure 4-46. PLL Power Supply Filter**

4.18.2 PLL Registers Description(s)


Table 4-41 is a list of the PLL registers. For more information about these registers, see the *TMS320C672x DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide* (literature number SPRU879).

Table 4-41. PLL Controller Registers

BYTE ADDRESS	REGISTER NAME	DESCRIPTION
0x4100 0000	PLLPID	PLL controller peripheral identification register
0x4100 0100	PLLCSR	PLL control/status register
0x4100 0110	PLLM	PLL multiplier control register
0x4100 0114	PLLDIV0	PLL controller divider register 0
0x4100 0118	PLLDIV1	PLL controller divider register 1
0x4100 011C	PLLDIV2	PLL controller divider register 2
0x4100 0120	PLLDIV3	PLL controller divider register 3
0x4100 0138	PLLCMD	PLL controller command register
0x4100 013C	PLLSTAT	PLL controller status register
0x4100 0140	ALNCTL	PLL controller clock align control register
0x4100 0148	CKEN	Clock enable control register
0x4100 014C	CKSTAT	Clock status register
0x4100 0150	SYSTAT	SYSCLK status register

5 Application Example

Figure 5-1 illustrates a high-level block diagram of the device and other devices to which it may typically connect. See 节 1.2 for an overview of each major block.



A. UHPI is only available on the C6727. McASP2 is not available on the C6722.

Figure 5-1. SM320C6727B Audio DSP System Diagram

6 Mechanical Data

6.1 Package Thermal Resistance Characteristics

[Table 6-1](#) provides the thermal characteristics for the recommended package type used on the SM320C6727B DSP.

Table 6-1. Thermal Characteristics for GDH Package

NO.		°C/W	AIR FLOW (m/s)
Two-Signal, Two-Plane, 101.5 x 114.5 x 1.6 mm , 2-oz Cu. EIA/JESD51-9 PCB			
1	R θ_{JA} Thermal Resistance Junction to Ambient	25	0
2	R θ_{JB} Thermal Resistance Junction to Board	14.5	0
3	R θ_{JC} Thermal Resistance Junction to Top of Case	10	0
4	Ψ_{JB} Thermal Metric Junction to Board	14	0
5	Ψ_{JT} Thermal Metric Junction to Top of Case	0.39	0

6.2 Packaging Information

The following packaging information reflects the most current released data available for the designated device. This data is subject to change without notice and without revision of this document.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SM320C6727BGDHMEP	Obsolete	Production	BGA (GDH) 256	-	-	Call TI	Call TI	-55 to 125	320C6727BGDHMEP SM

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SM320C6727B-EP :


- Catalog : [SM320C6727B](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

GDH (S-PBGA-N256)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced plastic package.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月