


Sample &

Buy





SLOS075J-NOVEMBER 1979-REVISED JANUARY 2015

NE5532x, SA5532x Dual Low-Noise Operational Amplifiers

Technical

Documents

1 Features

- Equivalent Input Noise Voltage: 5 nV/\/Hz Typ at 1 kHz
- Unity-Gain Bandwidth: 10 MHz Typ
- Common-Mode Rejection Ratio: 100 dB Typ
- High DC Voltage Gain: 100 V/mV Typ
- Peak-to-Peak Output Voltage Swing 26 V Typ With V_{CC±} = ±15 V and R_L = 600 Ω
- High Slew Rate: 9 V/µs Typ

2 Applications

- AV Receivers
- Embedded PCs
- Netbooks
- Video Broadcasting and Infrastructure: Scalable Platforms
- DVD Recorders and Players
- Multichannel Video Transcoders
- Pro Audio Mixers

4 Simplified Schematic

3 Description

Tools &

Software

The NE5532, NE5532A, SA5532, and SA5532A devices are high-performance operational amplifiers combining excellent DC and AC characteristics. They feature very low noise, high output-drive capability, high unity-gain and maximum-output-swing bandwidths, low distortion, high slew rate, input-protection diodes, and output short-circuit protection. These operational amplifiers are compensated internally for unity-gain operation. These devices have specified maximum limits for equivalent input noise voltage.

Support &

Community

...

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)					
NE5532x, SA5532x	SOIC (8)	4.90 mm × 3.91 mm					
NE5532x, SA5532x	PDIP (8)	9.81 mm × 6.35 mm					
NE5532x	SO (8)	6.20 mm × 5.30 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

1	Fea	tures 1
2	Арр	lications 1
3	Des	cription 1
4		plified Schematic1
5	Rev	ision History 2
6		Configuration and Functions
7	Spe	cifications4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Operating Characteristics5
	7.7	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview7

5 Revision History

•

2

Changes from Revision I (April 2009) to Revision J

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Info	
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Imp	lementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Supp	port section, and
Mechanical, Packaging, and Orderable Information section.	1
Deleted Ordering Information table.	1

	8.2	Functional Block Diagram	7
	8.3	Feature Description	7
	8.4	Device Functional Modes	7
9	Appl	ication and Implementation	8
	9.1	Typical Application	8
10	Pow	er Supply Recommendations	11
11		out	
	11.1	Layout Guidelines	11
	11.2	Layout Example	11
12	Devi	ice and Documentation Support	13
	12.1	Related Links	13
	12.2	Trademarks	13
	12.3	Electrostatic Discharge Caution	13
	12.4	Glossary	13
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	13

Copyright © 1979–2015, Texas Instruments Incorporated



www.ti.com

Page



6 Pin Configuration and Functions

NE5532, NE5532A ... D, P, OR PS PACKAGE SA5532, SA5532A ... D OR P PACKAGE (TOP VIEW) 10UT □ 1 8 V_{CC+} 1IN- □ 2 7 □ 20UT 1IN+ □ 3 6 □ 2IN-

1IN+ 🗆	3	6	□ 2IN-
V_{cc-}	4	5	⊐ 2IN+

Pin Functions

	PIN	TYPE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
1IN+	3	I	Noninverting input
1IN-	2	I	Inverting Input
OUT1	1	0	Output
2IN+	5	I	Noninverting input
2IN-	6	I	Inverting Input
20UT	7	0	Output
VCC+	8	_	Positive Supply
VCC-	4	_	Negative Supply

SLOS075J-NOVEMBER 1979-REVISED JANUARY 2015

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	V _{CC+}		0	22	V
VCC		V _{CC} -		-22	0	V
	Input voltage, either input ⁽²⁾⁽³⁾		V_{CC-}	V_{CC+}	V	
	Input current ⁽⁴⁾			-10	10	mA
	Duration of output short circuit ⁽⁵⁾			U	nlimited	
TJ	T _J Operating virtual-junction temperature				150	°C
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

(3) The magnitude of the input voltage must never exceed the magnitude of the supply voltage.

(4) Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless some limiting resistance is used.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	2000	V
V _(ESD)	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22- C101, all pins ⁽²⁾		v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC+}	Supply voltage		5	15	V
V _{CC} -	Supply voltage		-5	-15	V
-		NE5532, NE5532A	0 70		°C
I _A C	Operating free-air temperature SA5532, SA5532A			85	

7.4 Thermal Information

		NE5532, NE	NE5532, NE5532A, SA5532, and SA5532A				
	THERMAL METRIC ⁽¹⁾	D	D P PS				
			8 PINS				
R_{\thetaJA}	Junction-to-ambient thermal resistance (2)(3)	97	85	95	°C/W		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

(3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A) / \theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽⁵⁾ The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.

7.5 Electrical Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	V _O = 0	$T_A = 25^{\circ}C$ $T_A = Full range^{(2)}$		0.5	4 5	mV
		T _A = 25°C			10	150	
I _{IO}	Input offset current	T _A = Full range ⁽²⁾				200	nA
	Input high ourrest	$T_A = 25^{\circ}C$			200	800	~ ^
I _{IB}	Input bias current	T _A = Full range ⁽²⁾				1000	nA
V _{ICR}	Common-mode input-voltage range			±12	±13		V
V _{OPP}	Maximum peak-to-peak output-voltage swing	$R_L \ge 600 \ \Omega, \ V_{CC\pm} = \pm 15 \ V$,	24	26		V
A _{VD}	Large-signal differential-voltage amplification	$R_L \ge 600 \ \Omega, \ V_O = \pm 10 \ V$	$T_A = 25^{\circ}C$	15	50		- V/mV
			T _A = Full range ⁽²⁾	10			
		$R_{I} \geq 2 k\Omega, V_{O} \pm 10 V$	$T_A = 25^{\circ}C$	25	100		V/IIIV
		$K_{L} = 2 K_{2}, V_{O} = 10 V$	T _A = Full range ⁽²⁾	15			
A _{vd}	Small-signal differential-voltage amplification	f = 10 kHz			2.2		V/mV
B _{OM}	Maximum output-swing bandwidth	$R_L = 600 \ \Omega, \ V_O = \pm 10 \ V$			140		kHz
B ₁	Unity-gain bandwidth	$R_L=600~\Omega,~C_L=100~pF$			10		MHz
r _i	Input resistance			30	300		kΩ
zo	Output impedance	$A_{VD}=30~dB,~R_L=600~\Omega,$	f = 10 kHz		0.3		Ω
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		70	100		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC\pm} = \pm 9 \text{ V to } \pm 15 \text{ V}, \text{ V}_{O} = 0$		80	100		dB
l _{os}	Output short-circuit current			10	38	60	mA
I _{CC}	Total supply current	$V_0 = 0$, No load			8	16	mA
	Crosstalk attenuation (V _{O1} /V _{O2})	V ₀₁ = 10 V peak, f = 1 kH:	z		110		dB

All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified.
 Full temperature ranges are: -40°C to 85°C for the SA5532 and SA5532A devices, and 0°C to 70°C for the NE5532 and NE5532A devices.


7.6 Operating Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	NE5532, SA5532			NE5532A, SA5532A			UNIT
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain			9			9		V/µs
	Overshoot factor			10			10		%
V		f = 30 Hz		8			8	10	nV/√Hz
Vn	Equivalent input noise voltage	f = 1 kHz	5		5 5 6		6	TIV/VHZ	
		f = 30 Hz		2.7			2.7		pA/√Hz
'n	Equivalent input noise current	f = 1 kHz		0.7			0.7		prv vnz



7.7 Typical Characteristics



6




8 Detailed Description

8.1 Overview

The NE5532, NE5532A, SA5532, and SA5532A devices are high-performance operational amplifiers combining excellent dc and ac characteristics. They feature very low noise, high output-drive capability, high unity-gain and maximum-output-swing bandwidths, low distortion, high slew rate, input-protection diodes, and output short-circuit protection. These operational amplifiers are compensated internally for unity-gain operation. These devices have specified maximum limits for equivalent input noise voltage.

8.2 Functional Block Diagram



Component values shown are nominal

8.3 Feature Description

8.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. The NE5532, NE5532A, SA5532, and SA5532A devices have a 10-MHz unity-gain bandwidth.

8.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage and converting to decibels. Ideally the CMRR would be infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of the NE5532, NE5532A, SA5532, and SA5532A devices is 100 dB.

8.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The NE5532, NE5532A, SA5532, and SA5532A devices have a 9-V/ms slew rate.

8.4 Device Functional Modes

The NE5532, NE5532A, SA5532, and SA5532A devices are powered on when the supply is connected. Each of these devices can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

Copyright © 1979–2015, Texas Instruments Incorporated

NSTRUMENTS

XAS

www.ti.com


9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Typical Application

Some applications require differential signals. Figure 4 shows a simple circuit to convert a single-ended input of 2 V to 10 V into differential output of ±8 V on a single 15-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage, V_{OUT+} . The second amplifier inverts the input and adds a reference voltage to generate V_{OUT-} . Both V_{OUT+} and V_{OUT-} range from 2 V to 10 V. The difference, V_{DIFF} , is the difference between V_{OUT+} and V_{OUT-} .





9.1.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 15 V
- Reference voltage: 12V
- Input: 2 V to 10 V

8

• Output differential: ±8 V



Typical Application (continued)

9.1.2 Detailed Design Procedure

The circuit in Figure 4 takes a single-ended input signal, V_{IN} , and generates two output signals, V_{OUT+} and V_{OUT+} using two amplifiers and a reference voltage, V_{REF} . V_{OUT+} is the output of the first amplifier and is a buffered version of the input signal, V_{IN} Equation 1. V_{OUT-} is the output of the second amplifier which uses V_{REF} to add an offset voltage to V_{IN} and feedback to add inverting gain. The transfer function for V_{OUT-} is Equation 2.

$$V_{\text{OUT+}} = V_{\text{ref}} \times \left(\frac{R_4}{R_{3+}R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{in}} \times \frac{R_2}{R_1}$$
(2)

The differential output signal, V_{DIFF} , is the difference between the two single-ended output signals, V_{OUT+} and V_{OUT-} . Equation 3 shows the transfer function for V_{DIFF} . By applying the conditions that $R_1 = R_2$ and $R_3 = R_4$, the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the V_{REF} . The differential output range is $2 \times V_{REF}$. Furthermore, the common mode voltage will be one half of V_{REF} (see Equation 7).

$$V_{\text{DIFF}} = V_{\text{OUT}+} - V_{\text{OUT}-} = V_{\text{IN}} \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN}$$
⁽⁴⁾

$$V_{OUT-} = V_{REF} - V_{IN}$$

$$V_{DIFF} = 2 \times V_{IN} - V_{REF}$$
(5)
(6)

$$V_{cm} = \left(\frac{V_{OUT+} + V_{OUT-}}{2}\right) = \frac{1}{2}V_{REF}$$
(7)

9.1.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. Since the NE5532 has a bandwidth of 10 MHz, this circuit will only be able to process signals with frequencies of less than 10 MHz.

9.1.2.2 Passive Component Selection

Because the transfer function of V_{OUT-} is heavily reliant on resistors (R₁, R₂, R₃, and R₄), use resistors with low tolerances to maximize performance and minimize error. This design used resistors with resistance values of 36 k Ω with tolerances measured to be within 2%. But, if the noise of the system is a key parameter, the user can select smaller resistance values (6 k Ω or lower) to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.


9.1.3 Application Curves

The measured transfer functions in Figure 5, Figure 6, and Figure 7 were generated by sweeping the input voltage from 0 V to 12V. However, this design should only be used between 2 V and 10 V for optimum linearity.

NE5532, NE5532A, SA5532, SA5532A

SLOS075J-NOVEMBER 1979-REVISED JANUARY 2015

Typical Application (continued)



Copyright © 1979–2015, Texas Instruments Incorporated



www.ti.com



10 Power Supply Recommendations

The NE5532x and SA5532x devices are specified for operation over the range of ± 5 to ± 15 V; many specifications apply from 0°C to 70°C (NE5532x) and -40°C to 85°C (SA5532x). The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages outside of the ±22 V range can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to Circuit Board Layout Techniques, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 8. Operational Amplifier Schematic for Noninverting Configuration

TEXAS INSTRUMENTS

www.ti.com

Layout Example (continued)




Figure 9. Operational Amplifier Board Layout for Noninverting Configuration



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Parts	Product Folder	Product Folder Sample & Buy		Tools & Software	Support & Community		
NE5532	Click here	Click here	Click here	Click here	Click here		
NE5532A	Click here	Click here	Click here	Click here	Click here		
SA5532	Click here	Click here	Click here	Click here	Click here		
SA5532A	Click here	Click here	Click here	Click here	Click here		

Table 1. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	3all material Peak reflow		Part marking (6)	
NE5532AD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	0 to 70	N5532A	
NE5532ADR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532ADR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532ADR1G4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532ADR1G4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532AP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	NE5532AP	
NE5532AP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	NE5532AP	
NE5532APSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532APSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532APSRE4	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532A	
NE5532D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	0 to 70	N5532	
NE5532DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532DRE4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532DRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	NE5532P	
NE5532P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	NE5532P	
NE5532PE4	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	Call TI	0 to 70		
NE5532PSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
NE5532PSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	N5532	
SA5532AD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	SA5532A	
SA5532ADR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532A	
SA5532ADR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532A	
SA5532ADRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532A	
SA5532ADRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532A	
SA5532AP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SA5532AP	
SA5532AP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SA5532AP	
SA5532APE4	Active	Production	PDIP (P) 8	50 TUBE	-	Call TI	Call TI	-40 to 85		



Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ MSL rating/ Ball material Peak reflow		Op temp (°C)	Part marking (6)
						(4)	(5)		
SA5532D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	SA5532
SA5532DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532
SA5532DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SA5532
SA5532P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SA5532P
SA5532P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SA5532P

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
NE5532ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE5532ADR1G4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE5532APSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
NE5532DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE5532DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE5532PSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SA5532ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SA5532ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SA5532DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

21-Aug-2025



) — — — — — — — — — — — — — — — — — — —	· · · · · · · · · · · · · · · · · · ·			·		
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
NE5532ADR	SOIC	D	8	2500	353.0	353.0	32.0
NE5532ADR1G4	SOIC	D	8	2500	353.0	353.0	32.0
NE5532APSR	SO	PS	8	2000	353.0	353.0	32.0
NE5532DR	SOIC	D	8	2500	353.0	353.0	32.0
NE5532DRG4	SOIC	D	8	2500	340.5	338.1	20.6
NE5532PSR	SO	PS	8	2000	353.0	353.0	32.0
SA5532ADR	SOIC	D	8	2500	353.0	353.0	32.0
SA5532ADRG4	SOIC	D	8	2500	353.0	353.0	32.0
SA5532DR	SOIC	D	8	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

21-Aug-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
NE5532AP	Р	PDIP	8	50	506	13.97	11230	4.32
NE5532AP.A	Р	PDIP	8	50	506	13.97	11230	4.32
NE5532P	Р	PDIP	8	50	506	13.97	11230	4.32
NE5532P.A	Р	PDIP	8	50	506	13.97	11230	4.32
SA5532AP	Р	PDIP	8	50	506	13.97	11230	4.32
SA5532AP.A	Р	PDIP	8	50	506	13.97	11230	4.32
SA5532P	Р	PDIP	8	50	506	13.97	11230	4.32
SA5532P.A	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated