

RC4558 双通道通用运算放大器

1 特性

- 宽共模和差分电压范围
- 无需频率补偿
- 低功耗
- 无闩锁
- 增益带宽积:4MHz 典型值 • 放大器之间的增益和相位匹配
- 低噪声: 10kHz 时的典型值为 6.5nV/ √Hz
- 低失真和噪声: 1kHz 时为 0.0001%

2 应用

- AV 接收机
- 专业混音器
- 条形音箱
- 无线音箱

3 说明

RC4558 器件是一款双通道通用运算放大器。RC4558 器件具有宽电源电压范围 (10V 至 30V)、低噪声 (6.5nV/√Hz) 和失真性能 (0.0001% THD+N), 因此可 用于各种音频应用。

高共模输入电压范围和无闩锁特性使该器件非常适合电 压跟随器应用。该器件的内部频率补偿可在不使用外部 元件的情况下实现稳定性。

封装信息(1)

器件型号	封装	封装尺寸 ⁽²⁾	
	D (SOIC , 8)	4.9mm × 6mm	
	DGK (VSSOP , 8)	3mm × 4.9mm	
RC4558	P (PDIP , 8)	9.81mm × 9.43mm	
	PW (TSSOP, 8)	3mm × 6.4mm	
	PS (SOP , 8)	6.2mm × 7.8mm	

- 有关所有可用封装,请参阅节10。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。






Table of Contents

1 特性	1	6.3 Feature Description	12
2 应用		6.4 Device Functional Modes	12
3 说明		7 Application and Implementation	13
4 Pin Configuration and Functions		7.1 Application Information	13
5 Specifications		7.2 Typical Application	13
5.1 Absolute Maximum Ratings		7.3 Power Supply Recommendations	16
5.2 ESD Ratings		7.4 Layout	16
5.3 Recommended Operating Conditions		8 Device and Documentation Support	18
5.4 Thermal Information		8.1 Trademarks	18
5.5 Electrical Characteristics		8.2 静电放电警告	18
5.6 Typical Characteristics		8.3 Glossary	18
6 Detailed Description		9 Revision History	18
6.1 Overview		10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram	12	Information	19

4 Pin Configuration and Functions




图 4-1. D, DGK, P, PS, or PW Package 8-Pin SOIC, VSSOP, PDIP, TSSOP or SOP (Top View)

表 4-1. Pin Functions

P	PIN		DESCRIPTION				
NAME	NO.	TYPE	DESCRIPTION				
1IN+	3	I	Noninverting input				
1IN -	2	I	Inverting Input				
10UT	1	0	Output				
2IN+	5	I	Noninverting input				
2IN -	6	I	Inverting Input				
2OUT	7	0	Output				
V _{CC+}	8	_	Positive Supply				
V _{CC} -	4	_	Negative Supply				

3



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC+}	Supply voltage ⁽²⁾		18	V
V _{CC} -	- Supply vollage		-18	V
V _{ID}	Differential input voltage ⁽³⁾		±30	V
VI	Input voltage (any input) ⁽²⁾ (4)		±15	V
Io	Output Current ⁽⁵⁾		±125	mA
T _J	Operating virtual junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between VCC+ and VCC .
- (3) Differential voltages are at IN+ with respect to IN .
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15V, whichever is less
- (5) Temperature and supply voltages must be limited to ensure that the dissipation rating is not exceeded.

5.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC+}	CC+ Cumply walks as				
V _{CC} -	Supply voltage	- 5	- 15	v	
_	Operating free cir temperature	RC4558	0	70	°C
T _A	Operating free-air temperature	- 40	85		

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: RC4558

5.4 Thermal Information

				RC4558			
	THERMAL METRIC(1)	D (SOIC)	DGK (VSSOP)	P (PDIP)	PS (SOP)	PW (TSSOP)	Unit
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	120.2	164.8	106	122.9	173.1	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	59.6	58.8	84.9	60.1	81.8	°C/W
R ₀ JB	Junction-to-board thermal resistance	67.7	99.5	68.6	77.5	112.5	°C/W
ψ ЈТ	Junction-to-top characterization parameter	11.0	3.7	51.6	15.7	16.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	66.7	97.7	67.8	76.0	110.7	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

For V_{CC+} = 15 V, V_{CC-} = -15 V at $T_A \cong 25^{\circ}C$, R_L = 2 $k\Omega$ unless otherwise noted.


01 00	PARAMETER	TEST CONDITIONS ⁽¹⁾	T _A	MIN	TYP	MAX	UNIT
.,	Innut offeet veltere	\/ - 0\/			0.3	6	ma\ /
V _{OS}	Input offset voltage	V _O = 0V	Full range ⁽²⁾			7.5	- mV
	Innut offeet current	\/ - 0\/			5	200	
I _{IO}	Input offset current	V _O = 0V	Full range ⁽²⁾			300	nA
	Input bias current	V _O = 0V			80	500	nA
I _{IB}	Imput bias current	V _O - 0V	Full range ⁽²⁾			800	IIA
V _{ICR}	Common-mode input voltage range			±12	±14		V
		R _L = 10k Ω		±12	±14.1		
V_{OUT}	Maximum output voltage swing	D = 2k0		±10	±13.8		V
		$R_L = 2k \Omega$	Full range ⁽²⁾	±10			
				20	830		V/mV
Λ	Large-signal differential voltage	$R_L \geqslant 2k\Omega$,		86	118		dB
A_{VD}	amplification	$V_O = \pm 10V$	Full range ⁽²⁾	15			V/mV
			i dirrange	83			dB
GBW	Gain-bandwidth product	f = 10kHz			4		MHz
SSBW	Small-signal bandwidth	V _O = 200mV _{PP} , <1dB peaking			3		MHz
CMRR	Common-mode rejection ratio	$(V -) + 3V < V_{ICR} < (V+) - 3V$		70	94		dB
	Innut impodence	Common-mode		550 5.6		M Ω pF	
	Input impedance	Differential			450 0.8		kΩ pF
1-	0 1 11 11 11 (1) (1)	V - 15V4- 145V			25	150	μV/V
k _{SVS}	Supply-voltage sensitivity ($\Delta V_{IO} / \Delta V_{CC}$)	$V_{CC} = \pm 5V$ to $\pm 15V$		76	92		dB
	Input valtage pains	f = 0.1Hz to 10Hz			0.38		μV _{PP}
•	Input voltage noise	1 – 0.1HZ to 10HZ			0.063		μV _{RMS}
e _N	Input veltage poins density	f = 1kHz			7		nV/ √ Hz
	Input voltage noise density	f = 10kHz			6.5		
I _N	Input current noise density	f = 1kHz			0.15		pA/ √ Hz
THD+N	Total harmonic distortion + noise	V _{CC} = 30V, A _{VD} = 1V/V, f = 1kHz, V	' _O = 3V _{RMS} , R _L =		0.0001		%
INDTN	Total Harmonic distortion + noise	2k Ω			120		dB
loo	Supply current (both amplifiers)	V _O = 0V, No load			2.5	5.6	mA
Icc	Supply culterit (both amplifiers)	VO - OV, INO IOAU	Full range ⁽²⁾		2.65	6.6	IIIA
V _{O1} /V _{O2}	Crosstalk attenuation	$R_S = 1k\Omega$, $f = 10kHz$, $A_{VD} = 1V/V$			120		dB
t _r	Rise time	V _I = 20mV, C _L = 100pF			67		ns
	Overshoot	V _I = 20mV, C _L = 100pF			16.8		%
SR	Slew rate	V _{STEP} = 10V, C _L = 100pF		1.1	2.2		V/μs

⁽¹⁾ All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.


⁽²⁾ Full range is 0°C to 70°C for RC4558 and -40°C to 85°C for RC4558I.


5.6 Typical Characteristics

at $T_A \cong 25^{\circ}\text{C}$, $V_{CC} = 30\text{V}$ (±15V), $V_{CM} = V_{CC} / 2$, $R_L = 2\text{k}\,\Omega$ connected to $V_{CC} / 2$ (unless otherwise noted)












English Data Sheet: SLOS073












图 5-26. Supply Current vs Temperature




图 5-27. Open-Loop Gain vs Temperature

图 5-28. Short-Circuit Current vs Temperature

11




6 Detailed Description

6.1 Overview

The RC4558 device is a dual general-purpose operational amplifier. The combination of the wide supply voltage range (10V to 30V), low noise $(6.5\text{nV}/\sqrt{\text{Hz}})$, and distortion performance (0.0001% THD+N) of the device allow the RC4558 to be used in various audio applications.

The high common-mode input voltage range and the absence of latch-up of this device are designed for voltage-follower applications. The internal frequency compensation of the device allows for stability without external components.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain can be operated without greatly distorting the signal. The RC4558 device has a 4MHz gain-bandwidth product.

6.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. The CMRR is found by taking the ratio of the change in input offset voltage to the change in the input voltage, then converting the ratio to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have the CMRR as high as possible. The CMRR of the RC4558 device is 94dB.

6.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change the output when there is a change on the input. The RC4558 device has a $2.2V/\mu$ s slew rate.

6.4 Device Functional Modes

The RC4558 device is powered on when the supply is connected. Each of these devices can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

The RC4558 is a dual general-purpose device that offers a wide supply range and excellent AC performance. This device operates up to 30V supply rails and offers low noise (6.5nV/√Hz) and distortion performance (0.0001% THD+N). These RC4558 features are designed for both audio and industrial applications.

7.2 Typical Application

Some applications require differential signals.

§ 7-1 shows a simple circuit to convert a single-ended input of 2V to 10V into differential output of ±8V on a single 15V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage, V_{OUT+}. The second amplifier inverts the input and adds a reference voltage to generate V_{OUT} - . Both V_{OUT+} and V_{OUT+} range from 2V to 10V. The difference, V_{DIFF} , is the difference between V_{OUT+} and V_{OUT-} .




图 7-1. Schematic for Single-Ended Input to Differential Output Conversion

13

7.2.1 Design Requirements

The design requirements are as follows:

Supply voltage: 15VReference voltage: 12V

Input: 2V to 10VOutput differential: ±8V

7.2.2 Detailed Design Procedure

The circuit in $\[mathbb{N}\]$ 7-1 takes a single-ended input signal, V_{IN} , and generates two output signals, V_{OUT+} and V_{OUT-} , using two amplifiers and a reference voltage, V_{REF} . V_{OUT+} is the output of the first amplifier and is a buffered version of the input signal, V_{IN} (see 方程式 1). V_{OUT-} is the output of the second amplifier which uses V_{REF} to add an offset voltage to V_{IN} and feedback to add inverting gain. The transfer function for V_{OUT-} is 5程式 2.

$$V_{OIIT} + = V_{IN} \tag{1}$$

$$V_{OUT-} = V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{IN} \times \frac{R_2}{R_1}$$
 (2)

The differential output signal, V_{DIFF} , is the difference between the two single-ended output signals, V_{OUT+} and V_{OUT-} . 方程式 3 shows the transfer function for V_{DIFF} . By applying the conditions that $R_1 = R_2$ and $R_3 = R_4$, the transfer function is simplified into 方程式 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the V_{REF} . The differential output range is $2 \times V_{REF}$. Furthermore, the common-mode voltage is one half of V_{REF} (see 5×10^{-2}).

$$V_{DIFF} = V_{OUT +} - V_{OUT -} = V_{IN} \times \left(1 + \frac{R_2}{R_1}\right) - V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
 (3)

$$V_{OUT+} = V_{IN} \tag{4}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$
 (5)

$$V_{DIFF} = 2 \times V_{IN} - V_{REF} \tag{6}$$

$$V_{CM} = \left(\frac{V_{OUT} + V_{OUT}}{2}\right) = \frac{1}{2}V_{REF} \tag{7}$$

7.2.2.1 Amplifier Selection

Linearity over the input range is key for good DC accuracy. The common-mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. The RC4558 device has a bandwidth of 4MHz, therefore this circuit can only process signals with frequencies of less than 4MHz.

7.2.2.2 Passive Component Selection

The transfer function of V_{OUT} is heavily reliant on resistors (R_1 , R_2 , R_3 , and R_4), therefore TI recommends to use resistors with low tolerances to maximize performance and minimize error. This design uses resistors with resistance values of


 $36k\,\Omega$ with tolerances measured to be within 2% of these resistor values. If the noise of the system is a key parameter, the user can select smaller resistance values ($6k\,\Omega$ or lower) to keep the overall system noise low and the noise from the resistors lower than the amplifier noise.

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLOS073

7.2.3 Application Curves

The measured transfer functions in 图 7-2, 图 7-3, and 图 7-4 were generated by sweeping the input voltage from 0V to 12V. However, this design must only be used between 2V and 10V for optimum linearity.






图 7-3. Positive Output Voltage Node vs Input Voltage




图 7-4. Positive Output Voltage Node vs Input Voltage

15

7.3 Power Supply Recommendations

The RC4558 device is specified for ±5V to ±15V operation; many specifications apply for - 0°C to 70°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

Supply voltages outside of the ±18V range can permanently damage the device (see the *Absolute Maximum Ratings*).

Place $0.1 \,\mu$ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the operational amplifier and the power pins of the circuit
 as a whole. Bypass capacitors are used to reduce the coupled noise by providing low impedance power
 sources local to the analog circuitry.
 - Connect low-ESR, 0.1

 F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separating grounding for analog and digital portions of circuitry is one of the simplest and most effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep the traces separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

7.4.2 Layout Example




图 7-5. Operational Amplifier Schematic for Noninverting Configuration

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLOS073

Place components close to device and to each other to reduce parasitic errors Run the input traces as far VS+ away from the supply lines as possible RF ₩ OUT1 VCC+ RG OUT2 IN1-GND IN1+ IN2-RIN VCC-IN2+ Use low-ESR, ceramic Only needed for bypass capacitor dual-supply operation GND VS-(or GND for single supply) Ground (GND) plane on another layer

图 7-6. Operational Amplifier Board Layout for Noninverting Configuration

17



8 Device and Documentation Support

8.1 Trademarks

所有商标均为其各自所有者的财产。

8.2 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

9 Revision History

C	hanges from Revision G (November 2014) to Revision H (October 2024)	Page
•	更新了 <i>特性、应用、说明、详细说明、特性说明、详细设计过程</i> 和 <i>布局指南</i> 部分,用于反映"规格"部分	
	列出的更改	1 1
•		1
•	Removed <i>Duration of output short circuit to ground</i> specification and added maximum output current of ±125mA in <i>Absolute Maximum Ratings</i> table	1
	Updated Handling Ratings table to ESD Ratings table	
•	Updated Thermal Information table	
	Changed the typical <i>input offset voltage</i> value from: 0.5mV to 0.3mV in the <i>Electrical Characteristics</i> tab	
•		
•	Changed the typical <i>Input bias current</i> value from: 150nA to 80nA in the <i>Electrical Characteristics</i> table.	
•	Changed the typical maximum output voltage swing value at $R_L = 10 \text{k} \Omega$ from ±14V to ±14.1V in the Electronic table	Curicai
	Changed the typical maximum output voltage swing value at $R_L = 2k \Omega$ from: ±13V to ±13.8V in the Elec	otrical
•	Characteristics table	, 6
•	Changed the typical large-signal differential voltage amplification value from: 300V/mV to 830V/mV in	
	the Electrical Characteristics table	6
•	Added line items for the large-signal voltage amplification parameter to show values in dB units in	
	the Electrical Characteristics table	6
•	Changed unity gain-bandwidth parameter to gain-bandwidth product and changed the typical value from	
	3MHz to 4MHz in the <i>Electrical Characteristics</i> table	
•	Added the small-signal bandwidth parameter in the Electrical Characteristics table	
•	Added test condition to the common-mode rejection ratio parameter in the Electrical Characteristics table	
•	Changed the typical common-mode rejection ratio value from: 90dB to 94dB in the Electrical Characteristics	stics
	table	6
•	Removed the minimum limit for the <i>input resistance</i> parameter in the <i>Electrical Characteristics</i> table	6
•	Updated the <i>input resistance</i> parameter to <i>input impedance</i> to better reflect device characteristics in	_
	the Electrical Characteristics table.	6
•	Changed the test condition of the supply-voltage sensitivity parameter from: $V_{CC} = \pm 15V$ to $\pm 9V$ to $V_{CC} = \pm 15V$ to $\pm 9V$ t	
	to ±15V in the Electrical Characteristics table.	0
•	Updated the typical <i>supply-voltage sensitivity</i> value from: 30μV/V to 25μV/V in the <i>Electrical Characteristics</i> table	6
	Added line items for supply-voltage sensitivity parameter to show values in dB units in the Electrical	0
•	Characteristics table	6
	Onaracteristics table	0

Copyright © 2024 Texas Instruments Incorporated

www.ti.com.cn

•	Added input voltage noise parameter to the Electrical Characteristics table
•	Changed test conditions of <i>equivalent input noise voltage (closed loop)</i> parameter to f = 1 kHz in
	the Electrical Characteristics table
•	Changed typical <i>equivalent input noise voltage (closed loop)</i> at f = 1 kHz from 8 nV/ √ Hz to 7 nV/ √ Hz in the <i>Electrical Characteristics</i> table
•	Changed equivalent input noise voltage (closed loop) specification to input voltage noise density in the Electrical Characteristics table
•	Added <i>f</i> = 10 kHz test condition to <i>equivalent input noise voltage (closed loop)</i> specification in the <i>Electrical Characteristics</i> table6
•	Added the input current noise density parameter to the Electrical Characteristics table6
•	Removed the total power dissipation parameter in the Electrical Characteristics table
•	Changed T_A min and T_A max conditions for supply current to one full range temperature condition in the Electrical Characteristics table
•	Changed the typical supply current (both amplifiers) value at full temperature range from: 3 mA to 2.65 mA in the Electrical Characteristics table
•	Changed the test condition for the <i>crosstalk attenuation</i> parameter from <i>Open loop</i> & A_{VD} = 100 V/V to A_{VD} = 1V/V in the <i>Electrical Characteristics</i> table6
•	Changed the typical <i>crosstalk attenuation</i> value from: 105dB to 120 dB in the <i>Electrical Characteristics</i> table 6 Changed the <i>rise time</i> typical value from: 0.13 ns to 67 ns in the <i>Electrical Characteristics</i> table6
•	Changed the <i>overshoot</i> typical value from: 5% to 16.8% in the <i>Electrical Characteristics</i> table6
•	Changed the slew rate typical value from: 1.7V/µs to 2.2V/µs in the Electrical Characteristics table6
•	Changed and added graphs to the <i>Typical Characteristics</i> section
C	hanges from Revision F (September 2010) to Revision G (November 2014) Page
•	添加了 <i>应用、器件信息</i> 表、 <i>处理等级</i> 表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分
•	删除了 订购信息 表1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com

12-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
RC4558D	Obsolete	Production	SOIC (D) 8			(4) Call TI	(5) Call TI	0 to 70	RC4558
RC4558DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	(YRP, YRS, YRU)
RC4558DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	(YRP, YRS, YRU)
RC4558DGKRG4	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	-	Call TI	Call TI	0 to 70	,
RC4558DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558
RC4558DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558
RC4558ID	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	R4558I
RC4558IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YSP, YSS, YSU)
RC4558IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YSP, YSS, YSU)
RC4558IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I
RC4558IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I
RC4558IP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	RC4558IP
RC4558IP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	RC4558IP
RC4558IPW	Obsolete	Production	TSSOP (PW) 8	-	-	Call TI	Call TI	-40 to 85	R4558I
RC4558IPWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I
RC4558IPWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I
RC4558P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	RC4558P
RC4558P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	RC4558P
RC4558PSR	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558
RC4558PSR.A	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558
RC4558PSRG4	Active	Production	SO (PS) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558
RC4558PW	Obsolete	Production	TSSOP (PW) 8	-	-	Call TI	Call TI	0 to 70	R4558
RC4558PWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558
RC4558PWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 12-Aug-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
RC4558DGKR	VSSOP	DGK	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558IDGKR	VSSOP	DGK	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
RC4558PSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
RC4558PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
RC4558DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
RC4558DR	SOIC	D	8	2500	353.0	353.0	32.0
RC4558IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
RC4558IDR	SOIC	D	8	2500	353.0	353.0	32.0
RC4558IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0
RC4558PSR	SO	PS	8	2000	353.0	353.0	32.0
RC4558PWR	TSSOP	PW	8	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
RC4558IP	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558IP.A	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558P	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558P.A	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司