

具有中断输出和配置寄存器的 PCA9534A 远程 8 位 I²C 和 SMBus 低功耗 I/O 扩展器

1 特性

- 1 μ A 低待机电流消耗 (最大值)
- I²C 至并行端口扩展器
- 开漏电路低电平有效中断输出
- 工作电源电压范围为 2.3V 至 5.5V
- 可耐受 5V 电压的 I/O 端口
- 400kHz 快速 I²C 总线
- 三个硬件地址引脚允许在 I²C/SMBus 上使用多达八个器件
- 与 PCA9534 结合使用时, 允许在 I²C/SMBus 上使用多达 16 个器件 请参阅, 节 5 了解 I²C 扩展器产品
- 输入和输出配置寄存器
- 极性反转寄存器
- 内部上电复位
- 加电时所有通道均被配置为输入
- 加电时无干扰
- SCL 和 SDA 输入端装有噪声滤波器
- 具有最大高电流驱动能力的锁存输出, 适用于直接驱动 LED
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 带电器件模型 (C101)

2 说明

这个用于两线双向总线 (I²C) 的 8 位 I/O 扩展器设计用于在 2.3V 至 5.5V VCC 之间运行。通过 I²C 接口 [串行时钟 (SCL), 串行数据 (SDA)], 它为大多数微控制器系列产品提供通用远程 I/O 扩展。

PCA9534A 包含一个 8 位配置 (输入或输出可选)、输入端口、输出端口和极性反转 (高电平有效或低电平有效) 寄存器。在加电时, I/O 被配置为输入。但是, 系统主控制器可以通过写入 I/O 配置位将 I/O 启用为输入或输出。每个输入或输出的数据均保存在相应的输入或输出寄存器中。输入端口寄存器的极性可借助极性反转寄存器进行转换。所有寄存器都可由系统主控制器读取。

发生超时或其他不当操作时, 系统主控制器可通过使用上电复位功能, 将寄存器置于其默认状况并初始化 I²C/SMBus 状态机来复位 PCA9534A。


PCA9534A 开漏中断 (INT) 输出在任意输入状态与其对应的输入端口寄存器状态不同时被激活, 并用于向系统主控制器指明输入状态已改变。

器件信息


器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
PCA9534A	SSOP (16)	6.20mm x 5.30mm
	VQFN (16)	4.00mm x 4.00mm
	四方扁平无引线 (QFN) (16)	3.00mm x 3.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

DB, DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)



RGV PACKAGE
(TOP VIEW)



RGT PACKAGE
(TOP VIEW)




Table of Contents

1 特性	1	8 Parameter Measurement Information	12
2 说明	1	9 Detailed Description	15
3 Revision History	2	9.1 Functional Block Diagram.....	15
4 Description (Continued)	3	9.2 Device Functional Modes.....	16
5 Device Comparison Table	4	9.3 Programming.....	17
6 Pin Configuration and Functions	5	10 Application Information Disclaimer	23
7 Specifications	6	10.1 Application Information.....	23
7.1 Absolute Maximum Ratings.....	6	11 Power Supply Recommendations	25
7.2 ESD Ratings.....	6	11.1 Power-On Reset Requirements.....	25
7.3 Recommended Operating Conditions.....	6	12 Device and Documentation Support	27
7.4 Thermal Resistance Characteristics.....	6	12.1 Trademarks.....	27
7.5 Electrical Characteristics.....	7	12.2 静电放电警告.....	27
7.6 I ² C Interface Timing Requirements.....	8	12.3 术语表.....	27
7.7 Switching Characteristics.....	8	13 Mechanical, Packaging, and Orderable Information	27
7.8 Typical Characteristics.....	9		

3 Revision History

Changes from Revision I (June 2014) to Revision J (March 2021)	Page
• Moved the "Storage temperature range" to the <i>Absolute Maximum Ratings</i>	6
• Moved the "Package thermal impedance" to the <i>Thermal Resistance Characteristic</i>	6
• Changed the V _{IH} High-level input voltage (SDL, SDA) Max value From: 5.5 V To: V _{CC} in the <i>Recommended Operating Conditions</i>	6
• Changed the V _{IH} High-level input voltage (A0, A1, A2, P7 – P0) MIN value From: 2 V To: V _{CC} in the <i>Recommended Operating Conditions</i>	6
• Changed the V _{IL} Low-level input voltage (A0, A1, A2, P7 – P0) MAX value From: 0.8 V To: 0.3 x V _{CC} in the <i>Recommended Operating Conditions</i>	6
• Added the <i>Thermal Resistance Characteristics</i>	6
• Changed the V _{PORR} row in the <i>Electrical Characteristics</i>	7
• Added the V _{PORF} row in the <i>Electrical Characteristics</i>	7
• Changed the I _{CC} Standby mode values in the <i>Electrical Characteristics</i>	7
• Changed the C _i SCL Max value From: 5 pF To: 8 pF in the <i>Electrical Characteristics</i>	7
• Changed the C _{io} SDA Max value From: 6.5 pF To: 9.5 pF in the <i>Electrical Characteristics</i>	7
• Changed the t _{pv} Output data valid MAX values From: 200 ns To 350 ns in the <i>Switching Characteristics</i>	8
• Changed the <i>Typical Characteristics</i> graphs.....	9
• Changed the <i>Power Supply Recommendations</i>	25
Changes from Revision H (June 2010) to Revision I (June 2014)	Page
• Added Interrupt Errata section.	17
• Deleted the 100 k Ω resistor at V _{CC}	23

4 Description (Continued)

The PCA9534A and PCA9534 are identical, except for their fixed I²C address. This allows for up to 16 of these devices (8 of each) on the same I²C bus.

$\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the PCA9534A can remain a simple slave device.

The device's outputs (latched) have high-current drive capability for directly driving LEDs. It has low current consumption.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I²C address and allow up to eight devices to share the same I²C bus or SMBus.

The PCA9534A is pin-to-pin and I²C address compatible with the PCF8574A. However, software changes are required due to the enhancements in the PCA9534A over the PCF8574A.


The PCA9534A is a low-power version of the PCA9554A. The only difference between the PCA9534A and PCA9554A is that the PCA9534A eliminates an internal I/O pullup resistor, which dramatically reduces power consumption in the standby mode when the I/Os are held low.

5 Device Comparison Table


DEVICE	MAX FREQUE NCY	I ² C ADDRES S	V _{CC} RANGE	NO. OF GPIOs	INTERRU PT OUTPUT	RESET INPUT	CONFIGURATIO N REGISTERS	5-V TOLERA NT	PUSH- PULL I/O TYPE	OPEN- DRAIN I/O TYPE	COMMENT
TCA6408	400	0100 00x	1.65 to 5.5	8	Yes	Yes	Yes	Yes	Yes	No	Power on reset, t _f (fall time) > 100 ms and t _r (ramp time) < 10 ms
TCA6408	400	0100 00x	1.65 to 5.5	8	Yes	Yes	Yes	Yes	Yes	No	Unrestricted power on reset ramp/fall time. Both t _f (fall time) and TRT (ramp time) can be between 0.1 ms and 2000 ms
TCA6416	400	0100 00x	1.65 to 5.5	16	Yes	Yes	Yes	Yes	Yes	No	Power on reset, t _f (fall time) > 100 ms and TRT (ramp time) < 10 ms
TCA6416 A	400	0100 00x	1.65 to 5.5	16	Yes	Yes	Yes	Yes	Yes	No	Unrestricted power on reset ramp/fall time. Both t _f (fall time) and TRT (ramp time) can be between 0.1 ms and 2000ms
TCA6424	400	0100 00x	1.65 to 5.5	24	Yes	Yes	Yes	Yes	Yes	No	Power on reset, t _f (fall time) > 100 ms and TRT (ramp time) < 10 ms
TCA9535	400	0100 xxx	1.65 to 5.5	16	Yes	No	Yes	Yes	Yes	No	
TCA9539	400	1110 1xx	1.65 to 5.5	16	Yes	Yes	Yes	Yes	Yes	No	
TCA9555	400	0100 xxx	1.65 to 5.5	16	Yes	No	Yes	Yes	Yes	No	
PCA6107	400	0011 xxx	2.3 to 5.5	8	Yes	Yes	Yes	Yes	Yes P1—P7 bits	Yes P0 bit	One open drain output; eight push pull outputs
PCA9534	400	0100 xxx	2.3 to 5.5	8	Yes	No	Yes	Yes	Yes	No	PCA9534 has a different slave address as the PCA9534A, allowing up to 16 devices '9534 type devices on the same I ² C bus
PCA9534 A	400	0111 xxx	2.3 to 5.5	8	Yes	No	Yes	Yes	Yes	No	PCA9534A has a different slave address as the PCA9534, allowing up to 16 devices '9534 type devices on the same I ² C bus
PCA9535	400	0100 xxx	2.3 to 5.5	16	Yes	No	Yes	Yes	Yes	No	
PCA9536	400	1000 001	2.3 to 5.5	4	No	No	Yes	Yes	Yes	No	
PCA9538	400	1110 0xx	2.3 to 5.5	8	Yes	Yes	Yes	Yes	Yes	No	
PCA9539	400	1110 1xx	2.3 to 5.5	16	Yes	Yes	Yes	Yes	Yes	No	
PCA9554	400	0100 xxx	2.3 to 5.5	8	Yes	No	Yes	Yes	Yes	No	
PCA9554 A	400	0111 xxx	2.3 to 5.5	8	Yes	No	Yes	Yes	Yes	No	
PCA9555	400	0100 xxx	2.3 to 5.5	16	Yes	No	Yes	Yes	Yes	No	
PCA9557	400	0011 xxx	2.3 to 5.5	8	No	Yes	Yes	Yes	Yes	Yes	
PCF8574	400	0100 xxx	2.5 to 6.0	8	Yes	No	No	Yes	Yes	No	PCA8574 has a different slave address as the PCA8574A, allowing up to 16 devices '9534 type devices on the same I ² C bus
PCF8574 A	400	0111 xxx	2.5 to 6.0	8	Yes	No	No	Yes	Yes	No	PCA8574A has a different slave address as the PCA8574, allowing up to 16 devices '9534 type devices on the same I ² C bus
PCF8575	400	0100 xxx	2.5 to 5.5	16	Yes	No	No	Yes	Yes	No	
PCF8575 C	400	0100 xxx	4.5 to 5.5	16	Yes	No	No	Yes	No	Yes	

6 Pin Configuration and Functions

DB, DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)



RGV PACKAGE
(TOP VIEW)



RGT PACKAGE
(TOP VIEW)




表 6-1. Pin Functions

PIN			DESCRIPTION
NAME	QSOP (DBQ), SOIC (DW), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGT) AND QFN (RGV)	
A0	1	15	Address input. Connect directly to V _{CC} or ground.
A1	2	16	Address input. Connect directly to V _{CC} or ground.
A2	3	1	Address input. Connect directly to V _{CC} or ground.
P0	4	2	P-port input/output. Push-pull design structure.
P1	5	3	P-port input/output. Push-pull design structure.
P2	6	4	P-port input/output. Push-pull design structure.
P3	7	5	P-port input/output. Push-pull design structure.
GND	8	6	Ground
P4	9	7	P-port input/output. Push-pull design structure.
P5	10	8	P-port input/output. Push-pull design structure.
P6	11	9	P-port input/output. Push-pull design structure.
P7	12	10	P-port input/output. Push-pull design structure.
INT	13	11	Interrupt output. Connect to V _{CC} through a pullup resistor.
SCL	14	12	Serial clock bus. Connect to V _{CC} through a pullup resistor.
SDA	15	13	Serial data bus. Connect to V _{CC} through a pullup resistor.
V _{CC}	16	14	Supply voltage

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	– 0.5	6	V
V _I	Input voltage range ⁽²⁾	– 0.5	6	V
V _O	Output voltage range ⁽²⁾	– 0.5	6	V
I _{IK}	Input clamp current	V _I < 0	– 20	mA
I _{OK}	Output clamp current	V _O < 0	– 20	mA
I _{IOK}	Input/output clamp current	V _O < 0 or V _O > V _{CC}	±20	mA
I _{OL}	Continuous output low current	V _O = 0 to V _{CC}	50	mA
I _{OH}	Continuous output high current	V _O = 0 to V _{CC}	– 50	mA
I _{CC}	Continuous current through GND		– 250	mA
	Continuous current through V _{CC}		160	
T _{stg}	Storage temperature range	– 65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

			MIN	MAX	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	5.5	V
V _{IH}	High-level input voltage	SCL, SDA	0.7 × V _{CC}	V _{CC}	V
		A2 – A0, P7 – P0	0.7 × V _{CC}	5.5	
V _{IL}	Low-level input voltage	SCL, SDA	– 0.5	0.3 × V _{CC}	V
		A2 – A0, P7 – P0	– 0.5	0.3 × V _{CC}	
I _{OH}	High-level output current	P7 – P0		– 10	mA
I _{OL}	Low-level output current	P7 – P0		25	mA
T _A	Operating free-air temperature		– 40	85	°C

7.4 Thermal Resistance Characteristics

THERMAL METRIC ⁽¹⁾		PCA9535							UNIT
		DB (SSOP)	DBQ (SSOP)	DVG (TVSOP)	DW (SOIC)	PW (TSSOP)	RGT (VQFN)	RVE (VQFN)	
		16 Pins	16 Pins	16 Pins	16 Pins	16 Pins	16 Pins	16 Pins	
R _{θJA}	Junction-to-ambient thermal resistance	82	90	86	92.2	122	63.2	51	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = -18 mA	2.3 V to 5.5 V	-1.2			V
V _{PORR}	Power-on reset voltage, V _{CC} rising	V _I = V _{CC} or GND, I _O = 0			1.2	1.5	V
V _{PORF}	Power-on reset voltage, V _{CC} falling	V _I = V _{CC} or GND, I _O = 0		0.75	1		
V _{OH}	P-port high-level output voltage ⁽²⁾	I _{OH} = -8 mA	2.3 V	1.8			V
			3 V	2.6			
			4.5 V	4.1			
			4.75 V	4.1			
		I _{OH} = -10 mA	2.3 V	1.7			
			3 V	2.5			
			4.5 V	4			
			4.75 V	4			
I _{OL}	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	8		mA
	P port ⁽³⁾	V _{OL} = 0.5 V	2.3 V	8	10		
			3 V	8	14		
			4.5 V	8	17		
			4.75 V	8	35		
		V _{OL} = 0.7 V	2.3 V	10	13		
			3 V	10	19		
			4.5 V	10	24		
			4.75 V	10	45		
	INT	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	10		
I _I	SCL, SDA	V _I = V _{CC} or GND	2.3 V to 5.5 V		±1		μA
	A2 - A0				±1		
I _{IH}	P port	V _I = V _{CC}	2.3 V to 5.5 V			1	μA
I _{IL}	P port	V _I = GND	2.3 V to 5.5 V			-1	μA
I _{CC}	Operating mode	V _I = V _{CC} or GND, I _O = 0, I/O = inputs, f _{scl} = 400 kHz	5.5 V		104	175	μA
			3.6 V		50	90	
			2.7 V		20	65	
		V _I = V _{CC} or GND, I _O = 0, I/O = inputs, f _{scl} = 100 kHz	5.5 V		60	150	
			3.6 V		15	40	
			2.7 V		8	20	
	Standby mode	V _I = GND, I _O = 0, I/O = inputs, f _{scl} = 0 kHz	5.5 V		1.5	8.7	
			3.6 V		0.9	4	
			2.7 V		0.6	3	
Δ I _{CC}	Additional current in standby mode	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.3 V to 5.5 V			1.5	mA
		All LED I/Os at V _I = 4.3 V, f _{scl} = 0 kHz	5.5 V			1	
C _I	SCL	V _I = V _{CC} or GND	2.3 V to 5.5 V		4	8	pF
C _{IO}	SDA	V _{IO} = V _{CC} or GND	2.3 V to 5.5 V		5.5	9.5	pF
	P port				8	9.5	

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and T_A = 25°C.

(2) The total current sourced by all I/Os must be limited to 85 mA.

(3) Each I/O must be externally limited to a maximum of 25 mA, and the P port (P7 - P0) must be limited to a maximum current of 200 mA.

7.6 I²C Interface Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see 图 8-1)

			STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency		0	100	0	400	kHz
t _{sch}	I ² C clock high time		4		0.6		μs
t _{scl}	I ² C clock low time		4.7		1.3		μs
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0		0		ns
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽¹⁾	300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{buf}	I ² C bus free time between stop and start		4.7		1.3		μs
t _{sts}	I ² C start or repeated start condition setup		4.7		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		4		0.6		μs
t _{sps}	I ² C stop condition setup		4		0.6		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid	300		50		ns
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.3	3.45	0.1	0.9	μs
C _b	I ² C bus capacitive load			400		400	ns

(1) C_b = total capacitive of one bus in pF

7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see 图 8-2 and 图 8-3)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
				MIN	MAX	MIN	MAX	
t _{iv}	Interrupt valid time	P port	INT		4		4	μs
t _{ir}	Interrupt reset delay time	SCL	INT		4		4	μs
t _{pV}	Output data valid	SCL	P7 – P0		350		350	ns
t _{ps}	Input data setup time	P port	SCL	100		100		ns
t _{ph}	Input data hold time	P port	SCL	1		1		μs

7.8 Typical Characteristics

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 7-1. Supply Current vs Temperature for Different Supply Voltage (V_{CC})




图 7-2. Standby Supply Current vs Temperature for Different Supply Voltage (V_{CC})




图 7-3. Supply Current vs Supply Voltage for Different Temperature (T_A)




图 7-4. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 1.65\text{ V}$




图 7-5. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 1.8\text{ V}$




图 7-6. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 2.5\text{ V}$

7.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 7-7. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 3.3\text{ V}$




图 7-8. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5\text{ V}$




图 7-9. I/O Sink Current vs Output Low Voltage for Different Temperature (T_A) for $V_{CC} = 5.5\text{ V}$




图 7-10. I/O Low Voltage vs Temperature for Different V_{CC} and I_{OL}




图 7-11. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 1.65\text{ V}$




图 7-12. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 1.8\text{ V}$

7.8 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 7-13. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 2.5\text{ V}$




图 7-14. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 3.3\text{ V}$




图 7-15. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5\text{ V}$




图 7-16. I/O Source Current vs Output High Voltage for Different Temperature (T_A) for $V_{CC} = 5.5\text{ V}$




图 7-17. $V_{CC} - V_{OH}$ Voltage vs Temperature for Different V_{CC}






图 7-18. ΔI_{CC} vs Temperature for Different V_{CC} ($V_I = V_{CC} - 0.6\text{ V}$)

8 Parameter Measurement Information



SDA LOAD CONFIGURATION





VOLTAGE WAVEFORMS

BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data


- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.

图 8-1. I²C Interface Load Circuit And Voltage Waveforms





- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f \leq 30 \text{ ns}$.
- C. All parameters and waveforms are not applicable to all devices.

图 8-2. Interrupt Load Circuit And Voltage Waveforms



P-PORT LOAD CONFIGURATION


WRITE MODE ($R/\overline{W} = 0$)READ MODE ($R/\overline{W} = 1$)

- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (P_n) output.
- C. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 8-3. P-Port Load Circuit And Voltage Waveforms


9 Detailed Description

9.1 Functional Block Diagram



- A. Pin numbers shown are for DB, DBQ, DGV, DW, or PW package.
- B. All I/Os are set to inputs at reset.

图 9-1. Logic Diagram (Positive Logic)



A. At power-on reset, all registers return to default values.

图 9-2. Simplified Schematic Of P0 To P7

9.2 Device Functional Modes

9.2.1 Power-On Reset

When power (from 0 V) is applied to V_{CC}, an internal power-on reset holds the PCA9534A in a reset condition until V_{CC} has reached V_{POR}. At that point, the reset condition is released and the PCA9534A registers and I²C/SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

9.2.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in 图 9-2) are off, creating a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

9.2.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t_{iv}, the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an

interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The $\overline{\text{INT}}$ output has an open-drain structure and requires pull-up resistor to V_{CC} .

9.2.3.1 Interrupt Errata

9.2.3.1.1 Description

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I²C command byte (register pointer) written to the device was 00h.

Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I²C bus acknowledges an address byte with the R/W bit set high

9.2.3.1.2 System Impact

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

9.2.3.1.3 System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9534A device or before reading from another slave device.

Note

Software change will be compatible with other versions (competition and TI redesigns) of this device.

9.3 Programming

9.3.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see [Figure 9-3](#)). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0 – A2) of the slave device must not be changed between the start and the stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see [Figure 9-4](#)).

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see [Figure 9-3](#)).

Any number of data bytes can be transferred from the transmitter to receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see [Figure 9-5](#)). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.




图 9-3. Definition Of Start And Stop Conditions




图 9-4. Bit Transfer




图 9-5. Acknowledgment On I²C Bus

9.3.2 Register Map

表 9-1. Interface Definition

BYTE	BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I²C slave address	L	H	H	H	A2	A1	A0	R/ W
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0

9.3.2.1 Device Address

图 9-6 shows the address byte of the PCA9534A.




图 9-6. Pca9534a Address

表 9-2. Address Reference

INPUTS			I ² C BUS SLAVE ADDRESS
A2	A1	A0	
L	L	L	56 (decimal), 38 (hexadecimal)
L	L	H	57 (decimal), 39 (hexadecimal)
L	H	L	58 (decimal), 3A (hexadecimal)
L	H	H	59 (decimal), 3B (hexadecimal)
H	L	L	60 (decimal), 3C (hexadecimal)
H	L	H	61 (decimal), 3D (hexadecimal)
H	H	L	62 (decimal), 3E (hexadecimal)
H	H	H	63 (decimal), 3F (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

9.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte which is stored in the control register in the PCA9534A. Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




图 9-7. Control Register Bits

表 9-3. Command Byte

CONTROL REGISTER BITS		COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
B1	B0				
0	0	0x00	Input Port	Read byte	xxxx xxxx
0	1	0x01	Output Port	Read/write byte	1111 1111
1	0	0x02	Polarity Inversion	Read/write byte	0000 0000
1	1	0x03	Configuration	Read/write byte	1111 1111

9.3.2.3 Register Descriptions

The input port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to let the I²C device know that the input port register will be accessed next.

表 9-4. Register 0 (Input Port Register)

BIT	I7	I6	I5	I4	I3	I2	I1	I0
DEFAULT	X	X	X	X	X	X	X	X

The output port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

表 9-5. Register 1 (Output Port Register)

BIT	O7	O6	O5	O4	O3	O2	O1	O0
DEFAULT	1	1	1	1	1	1	1	1

The polarity inversion register (register 2) allows polarity inversion of pins defined as inputs by the configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin original polarity is retained.

表 9-6. Register 2 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	0	0	0	0	0	0	0	0

The configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

表 9-7. Register 3 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1

9.3.2.4 Bus Transactions

Data is exchanged between the master and PCA9534A through write and read commands.

9.3.2.4.1 Writes

Data is transmitted to the PCA9534A by sending the device address and setting the least-significant bit to a logic 0 (see 图 9-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte (see 图 9-8 and 图 9-9). There is no limitation on the number of data bytes sent in one write transmission.




图 9-8. Write To Output Port Register




图 9-9. Write To Configuration Or Polarity Inversion Registers

9.3.2.4.2 Reads

The bus master first must send the PCA9534A address with the least-significant bit set to a logic 0 (see 图 9-6 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9534A (see 图 9-10 and 图 9-11). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





图 9-10. Read From Register



- A. This figure assumes that the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a stop condition.
- C. This figure eliminates the command byte transfer, a restart and slave address call between the initial slave address call and the actual data transfer from the P Port. See 图 9-10 for these details.

图 9-11. Read Input Port Register

10 Application Information Disclaimer


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Typical Application

图 10-1 shows an application in which the PCA9534A can be used.



- A. Device address is configured as 0111100 for this example.
- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.
- D. P6 and P7 are not used and must be configured as outputs.

图 10-1. Typical Application

10.1.1.1 Design Requirements

10.1.1.1.1 Minimizing I_{CC} When The I/O Controls Leds

When the I/Os are used to control LEDs, they normally are connected to V_{CC} through a resistor as shown in 图 10-1. Because the LED acts as a diode, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The supply current, I_{CC} , increases as V_{IN} becomes lower than V_{CC} and is specified as ΔI_{CC} in *Electrical Characteristics*.

For battery-powered applications, it is essential that the voltage of the I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption. 图 10-2 shows a high-value resistor in parallel with the LED. 图 10-3 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevents additional supply-current consumption when the LED is off.




图 10-2. High-Value Resistor In Parallel With The Led




图 10-3. Device Supplied By A Lower Voltage

11 Power Supply Recommendations

11.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9534A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in 图 11-1 and 图 11-2.




图 11-1. V_{CC} Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V_{CC}




图 11-2. V_{CC} Is Lowered Below The Por Threshold, Then Ramped Back Up To V_{CC}

表 11-1 specifies the performance of the power-on reset feature for PCA9534A for both types of power-on reset.

表 11-1. Recommended Supply Sequencing And Ramp Rates⁽¹⁾

PARAMETER			MIN	TYP	MAX	UNIT
V_{CC_FT}	Fall rate	See 图 11-1	1		100	ms
V_{CC_RT}	Rise rate	See 图 11-1	0.01		100	ms
$V_{CC_TRR_GND}$	Time to re-ramp (when V_{CC} drops to GND)	See 图 11-1	0.001			ms
$V_{CC_TRR_POR50}$	Time to re-ramp (when V_{CC} drops to $V_{POR_MIN} - 50$ mV)	See 图 11-2	0.001			ms
V_{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when $V_{CCX_GW} = 1$ μ s	See 图 11-3			1.2	V
V_{CC_GW}	Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCX}$	See 图 11-3				μ s
V_{PORF}	Voltage trip point of POR on falling V_{CC}		0.767		1.144	V
V_{PORR}	Voltage trip point of POR on rising V_{CC}		1.033		1.428	V

(1) $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance. 图 11-3 and 表 11-1 provide more information on how to measure these specifications.





图 11-3. Glitch Width And Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. 图 11-4 和 表 11-1 provide more details on this specification.

图 11-4. V_{POR}

12 Device and Documentation Support

12.1 Trademarks

所有商标均为其各自所有者的财产。

12.2 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.3 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PCA9534ADB	Active	Production	SSOP (DB) 16	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADB.A	Active	Production	SSOP (DB) 16	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADGVR.A	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ADW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	PCA9534A
PCA9534ADWR	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	PCA9534A
PCA9534APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534APWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534APWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534APWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534APWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534APWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD534A
PCA9534ARGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVJ
PCA9534ARGTR.A	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVJ
PCA9534ARGTR.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVJ
PCA9534ARGTRG4	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVJ
PCA9534ARGVR	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD534A
PCA9534ARGVR.A	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD534A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9534ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
PCA9534ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9534APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9534APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9534APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9534APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9534ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PCA9534ARGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9534ADBR	SSOP	DB	16	2000	353.0	353.0	32.0
PCA9534ADGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
PCA9534APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
PCA9534APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
PCA9534APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
PCA9534APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
PCA9534ARGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
PCA9534ARGVR	VQFN	RGV	16	2500	353.0	353.0	32.0

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
PCA9534ADB	DB	SSOP	16	80	530	10.5	4000	4.1
PCA9534ADB.A	DB	SSOP	16	80	530	10.5	4000	4.1

RGT 16

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2

4222419/E 07/2025


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4222419/E 07/2025

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/E 07/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


GENERIC PACKAGE VIEW

RGV 16

VQFN - 1 mm max height



4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224748/A



4219037/A 06/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGV0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4219037/A 06/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGV0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 17
79% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219037/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4220763/A 05/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT



DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司