











PCA9515A

SCPS150D - DECEMBER 2005 - REVISED JUNE 2014

Dual Bidirectional I²C Bus and SMBus Repeater

Features

- Two-Channel Bidirectional Buffers
- I²C Bus and SMBus Compatible
- Active-High Repeater-Enable Input
- Open-Drain I²C I/O
- 5.5-V Tolerant I²C I/O and Enable Input Support Mixed-Mode Signal Operation
- Lockup-Free Operation
- Accommodates Standard Mode and Fast Mode I²C Devices and Multiple Masters
- Powered-Off High-Impedance I²C Pins
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Description

This dual bidirectional I²C buffer is operational at 2.3-V to 3.6-V V_{CC} .

The PCA9515A is a BiCMOS integrated circuit intended for I²C bus and SMBus applications. The device contains two identical bidirectional open-drain buffer circuits that enable I²C and similar bus systems to be extended without degradation of system performance.

The PCA9515A buffers both the serial data (SDA) and serial clock (SCL) signals on the I²C bus, while retaining all the operating modes and features of the I²C system. This enables two buses of 400-pF bus capacitance to be connected in an I²C application.

The I²C bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9515A enables the system designer to isolate two halves of a bus, accommodating more I2C devices or longer trace lengths.

The PCA9515A has an active-high enable (EN) input with an internal pullup, which allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up reset. It never should change state during an I²C operation, because disabling during a bus operation hangs the bus, and enabling part way through a bus cycle could confuse the I²C parts being enabled. The EN input should change state only when the global bus and the repeater port are in an idle state, to prevent system failures.

The PCA9515A also can be used to run two buses: one at 5-V interface levels and the other at 3.3-V interface levels, or one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated when the 400-kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz, because of the delays that are added by the repeater.


The PCA9515A does not support clock stretching across the repeater.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|---------------|----------|-------------------|--|--|
| DC 4 05 4 5 A | SOIC (8) | 4.90 mm × 3.91 mm | | |
| PCA9515A | SON (8) | 3.00 mm × 3.00 mm | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

D, DCT, DGK, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

SDAO

SDA1



Table of Contents

| 1 | Features 1 | 7 | Parameter Measurement Information | 6 |
|-----|--|----------|--|----------------|
| 2 | Description 1 | 8 | Detailed Description | <mark>7</mark> |
| 3 | Revision History2 | | 8.1 Functional Block Diagram | |
| 4 | Description (Continued)3 | | 8.2 Feature Description | |
| 5 | Pin Configuration and Functions 3 | | 8.3 Device Functional Modes | |
| 6 | Specifications4 | 9 | Application and Implementation | |
| | 6.1 Absolute Maximum Ratings 4 | | 9.1 Typical Application | |
| | 6.2 Handling Ratings 4 | 10 | Device and Documentation Support | 9 |
| | 6.3 Recommended Operating Conditions 4 | | 10.1 Trademarks | |
| | 6.4 Electrical Characteristics5 | | 10.2 Electrostatic Discharge Caution | 9 |
| | 6.5 Timing Requirements5 | | 10.3 Glossary | 9 |
| | 6.6 Switching Characteristics | 11 | Mechanical, Packaging, and Orderable Information | 9 |
| | Revision History | | | |
| Cha | nges from Revision C (January 2011) to Revision D | | | Page |
| • / | Added Clock Stretching Errata section | | | 7 |
| | | | | |
| Cha | nges from Revision B (October 2007) to Revision C | | | Page |
| • [| Deleted all references to arbitration and clock stretching sup | port. Th | is does not effect min/max specifications | 1 |



4 Description (Continued)

The output low levels for each internal buffer are approximately 0.5 V, but the input voltage of each internal buffer must be 70 mV or more below the output low level, when the output internally is driven low. This prevents a lockup condition from occurring when the input low condition is released.


Two or more PCA9515A devices cannot be used in series. The PCA9515A design does not allow this configuration. Because there is no direction pin, slightly different valid low-voltage levels are used to avoid lockup conditions between the input and the output of each repeater. A valid low applied at the input of a PCA9515A is propagated as a buffered low with a slightly higher value on the enabled outputs. When this buffered low is applied to another PCA9515A-type device in series, the second device does not recognize it as a valid low and does not propagate it as a buffered low again.


The device contains a power-up control circuit that sets an internal latch to prevent the output circuits from becoming active until V_{CC} is at a valid level ($V_{CC} = 2.3 \text{ V}$).

As with the standard I²C system, pullup resistors are required to provide the logic high levels on the buffered bus. The PCA9515A has standard open-collector configuration of the I²C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard Mode and Fast Mode I²C devices in addition to SMBus devices. Standard Mode I²C devices only specify 3 mA in a generic I²C system where Standard Mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.

5 Pin Configuration and Functions

D, DCT, DGK, OR PW PACKAGE (TOP VIEW) NC 1 8 VCC





NC - No internal connection

Pin Functions

| F | PIN | DESCRIPTION | | | | |
|-----------------|-----|-----------------------------------|--|--|--|--|
| NAME | NO. | DESCRIPTION | | | | |
| NC | 1 | No internal connection | | | | |
| SCL0 | 2 | Serial clock bus 0 | | | | |
| SDA0 | 3 | erial data bus 0 | | | | |
| GND | 4 | Supply ground | | | | |
| EN | 5 | Active-high repeater enable input | | | | |
| SDA1 | 6 | Serial data bus 1 | | | | |
| SCL1 | 7 | Serial clock bus 1 | | | | |
| V _{CC} | 8 | Supply power | | | | |



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Enable input voltage range (2) | | -0.5 | 7 | V |
| V _{I/O} | I ² C bus voltage range ⁽²⁾ | | -0.5 | 7 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| I _O | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| | | D package | | 97 | |
| | | DCT package | | 220 | |
| θ_{JA} | Package thermal impedance (3) | DGK package | | 172 | °C/W |
| | | DRG package | | TBD | |
| | | PW package | | 149 | |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|--------------------|--|---|------|----------|------|
| T _{stg} | T _{stg} Storage temperature range | | | | ů |
| | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | 0 | 2000 | V | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 0 | 1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | - | | MIN | MAX | UNIT | |
|--------------------------------|--|-------------------------|-----------------------|---------------------|------|--|
| V _{CC} | Supply voltage | | 2.3 | 3.6 | V | |
| | High lovel input valtage | SDA and SCL inputs | 0.7 × V _{CC} | 5.5 | V | |
| V _{IH} | High-level input voltage | EN input | 2 | 5.5 | V | |
| V _{IL} ⁽¹⁾ | Laur laurel innut voltage | SDA and SCL inputs | -0.5 | $0.3 \times V_{CC}$ | V | |
| VIL (1) | Low-level input voltage | EN input | -0.5 | 0.8 | V | |
| V _{ILc} (1) | SDA and SCL low-level input voltage contention | | -0.5 | 0.4 | V | |
| | Low lovel output ourrent | V _{CC} = 2.3 V | | 6 | A | |
| I _{OL} | Low-level output current | V _{CC} = 3 V | | 6 | mA | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | |

⁽¹⁾ V_{IL} specification is for the EN input and the first low level seen by the SDAx and SCLx lines. V_{ILC} is for the second and subsequent low levels seen by the SDAx and SCLx lines. V_{ILC} must be at least 70 mV below V_{OL}.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONI | TEST CONDITIONS | | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|---|--|-------------------------|--|------------------------|----------------|--------------------|------|------|----|
| V _{IK} Input diode clamp voltage | | I _I = -18 mA | | 2.3 V to 3.6 V | | | -1.2 | V | |
| V _{OL} | Low-level output voltage | SDAx, SCLx | I _{OL} = 20 μA or 6 r | mA | 2.3 V to 3.6 V | 0.47 | 0.52 | 0.6 | V |
| V _{OL} – V _{ILc} | Low-level input voltage below low-level output voltage | SDAx, SCLx | Ι _Ι = 10 μΑ | | 2.3 V to 3.6 V | | | 70 | mV |
| | | | Both channels high | gh, | 2.7 V | | 0.5 | 3 | |
| | | | SDAx = SCLx = \ | /cc | 3.6 V | | 0.5 | 3 | |
| | | | Both channels lov | | 2.7 V | | 1 | 4 | |
| I _{CC} Quiescent supply current | | | SDA0 = SCL0 = GND and SDA1 = SCL1 = open; or SDA0 = SCL0 = open and SDA1 = SCL1 = GND | | 3.6 V | | 1 | 4 | mA |
| | | | | | 2.7 V | | 1 | 4 | |
| | | | In contention, SDAx = SCLx = 0 | GND | 3.6 V | | 1 | 4 | |
| | | SDAx. | V _I = 3.6 V | | | | | ±1 | |
| | | SCLx | V _I = 0.2 V | V _I = 0.2 V | | | | 3 | |
| l _l | Input current | | $V_I = V_{CC}$ | | 2.3 V to 3.6 V | | | ±1 | μΑ |
| | | EN | V _I = 0.2 V | | | | -10 | -20 | |
| | | SDAx, | V _I = 3.6 V | | 2.14 | | | 0.5 | |
| l _{off} | Leakage current | SCLx | $V_1 = GND$ EN = L or H | | 0 V | | | 0.5 | μΑ |
| I _{I(ramp)} | Leakage current during power up | SDAx, SCLx | V _I = 3.6 V | EN = L or H | 0 V to 2.3 V | | | 1 | μΑ |
| | | EN | | | 3.3 V | | 7 | 9 | |
| C _{in} | Input capacitance | SDAx, SCLx | $V_I = 3 \text{ V or GND}$ | EN = H | 3.3 V | | 7 | 9 | pF |

⁽¹⁾ All typical values are at nominal supply voltage (V_{CC} = 2.5 V or 3.3 V) and T_A = 25°C.

6.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3 ± 0.3 | UNIT | |
|-----------------|--|------------------------------------|-----|------------------------------|------|----|
| | | MIN | MAX | MIN | MAX | |
| t _{su} | Setup time, EN↑ before Start condition | 100 | | 100 | | ns |
| t _h | Hold time, EN↓ after Stop condition | 130 | | 100 | | ns |

6.6 Switching Characteristics


over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted)

| | PARAMETER | FROM | м то | | FROM TO $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | | | V _{CC} = | UNIT | |
|------------------|--|-----------------------|---------------|-----|--|-----|-----|--------------------|------|------|
| | PARAMETER | (INPUT) (OUTPUT) | | MIN | TYP ⁽¹⁾ | MAX | MIN | TYP ⁽¹⁾ | MAX | UNII |
| t _{PZL} | Dranagation daloy time (2) | SDA0, SCL0 or | SDA1, SCL1 or | 45 | 82 | 130 | 45 | 68 | 120 | 20 |
| t_{PLZ} | t _{PLZ} Propagation delay time ⁽²⁾ | SDA1, SCL1 SDA0, SCL0 | SDA0, SCL0 33 | 113 | 190 | 33 | 102 | 180 | ns | |
| t_{tHL} | Output transition time ⁽²⁾ | 80% | 20% | | 57 | | | 58 | | 20 |
| t_{tLH} | (SDAx, SCLx) | 20% | 80% | | 148 | | | 147 | | ns |


 ⁽¹⁾ All typical values are at nominal supply voltage (V_{CC} = 2.5 V or 3.3 V) and T_A = 25°C.
 (2) Different load resistance and capacitance alter the RC time constant, thereby changing the propagation delay and transition times.



7 Parameter Measurement Information



TEST CIRCUIT FOR OPEN-DRAIN OUTPUT



VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- A. R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- B. C_L includes probe and jig capacitance.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 1. Test Circuit and Voltage Waveforms

Submit Documentation Feedback



8 Detailed Description

8.1 Functional Block Diagram




Figure 2. Logic Diagram (Positive Logic)

8.2 Feature Description

8.2.1 Clock Stretching Errata

Description

Due to the static offset on both sides of the buffer (SCLx & SDAx) and the possibility of an overshoot above 500 mV during events like clock stretching, the device should not be used with rise time accelerators.

System Impact

An incorrect logic state will be passed through the buffer, creating an I2C communication failure on the bus.

System Workaround

There is a possible workaround to avoid an I2C communication failure:

• Do not use rise-time accelerators in conjunction with the PCA9515A.

8.3 Device Functional Modes

Table 1. Function Table

| INPUT EN | FUNCTION |
|-------------|----------------------------|
| L | Outputs disabled |
| Н | SDA0 = SDA1 SCL0 = SCL1 |



9 Application and Implementation

9.1 Typical Application

A typical application is shown in Figure 3. In this example, the system master is running on a 3.3-V bus, while the slave is connected to a 5-V bus. Both buses run at 100 kHz, unless the slave bus is isolated, and then the master bus can run at 400 kHz. Master devices can be placed on either bus.




Figure 3. Typical Application

9.1.1 Design Requirements

The PCA9515A is 5.5-V tolerant, so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9515A is pulled low by a device on the I^2C bus, a CMOS hysteresis-type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side also to go low. The side driven low by the PCA9515A typically is at $V_{OL} = 0.5 \text{ V}$.

9.1.2 Detailed Design Procedure

Figure 4 and Figure 5 show the waveforms that are seen in a typical application. If the bus master in Figure 3 writes to the slave through the PCA9515A, Bus 0 has the waveform shown in Figure 4. This looks like a normal I^2C transmission until the falling edge of the eighth clock pulse. At that point, the master releases the data line (SDA) while the slave pulls it low through the PCA9515A. Because the V_{OL} of the PCA9515A typically is around 0.5 V, a step in the SDA is seen. After the master has transmitted the ninth clock pulse, the slave releases the data line.




Figure 4. Bus 0 Waveforms



Typical Application (continued)




Figure 5. Bus 1 Waveforms

On the Bus 1 side of the PCA9515A, the clock and data lines have a positive offset from ground equal to the V_{OL} of the PCA9515A. After the eighth clock pulse, the data line is pulled to the V_{OL} of the slave device, which is very close to ground in the example.

10 Device and Documentation Support

10.1 Trademarks

All trademarks are the property of their respective owners.

10.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| PCA9515ADGKR | NRND | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (7BA, 7BE) |
| PCA9515ADGKR.A | NRND | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (7BA, 7BE) |
| PCA9515ADR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD515A |
| PCA9515ADR.A | NRND | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD515A |
| PCA9515ADRGR | NRND | Production | SON (DRG) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ZVD |
| PCA9515ADRGR.A | NRND | Production | SON (DRG) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ZVD |
| PCA9515APWR | Active | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD515A |
| PCA9515APWR.A | NRND | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD515A |
| PCA9515APWT | Obsolete | Production | TSSOP (PW) 8 | - | - | Call TI | Call TI | -40 to 85 | PD515A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| PCA9515ADGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| PCA9515ADR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| PCA9515ADRGR | SON | DRG | 8 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| PCA9515APWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 24-Jul-2025



*All dimensions are nominal

| 7 till dillitoriolorio di o mominar | | | | | | | |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| PCA9515ADGKR | VSSOP | DGK | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| PCA9515ADR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| PCA9515ADRGR | SON | DRG | 8 | 3000 | 353.0 | 353.0 | 32.0 |
| PCA9515APWR | TSSOP | PW | 8 | 2000 | 353.0 | 353.0 | 32.0 |





NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)


- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated