


OPA862 高输入阻抗、单端到差分 ADC 驱动器

1 特性

- 宽电源电压范围：3V 至 12.6V
- 高输入阻抗：325M Ω
- 电压噪声：
 - 输入参考噪声 ($f \geq 5\text{kHz}$)：2.3nV/ $\sqrt{\text{Hz}}$
 - 输出参考噪声 ($f \geq 10\text{kHz}$)：8.3nV/ $\sqrt{\text{Hz}}$
- 差分输出失调电压： $\pm 700\mu\text{V}$ (最大值)
- 输出温漂： $\pm 1.5\mu\text{V}/^\circ\text{C}$ (典型值)
- A2 偏置电流消除 I_B ： $\pm 5\text{nA}$ (典型值)
- 增益带宽积：400MHz
- 小信号带宽：44MHz ($G = 2\text{V/V}$)
- 压摆率：140V/ μs
- HD2、HD3 ($V_{OD} = 10\text{V}_{PP}$, 50kHz)：
 - 122dBc、-140dBc
- 轨至轨输出：
 - 高线性输出电流：60mA (典型值)
- 静态电流：3.1mA
- 禁用模式：12 μA 静态电流
- 工作温度范围：
 - 40 $^\circ\text{C}$ 至 +125 $^\circ\text{C}$

2 应用

- 16 位和 18 位 ADC 驱动器
- 内存和 LCD 测试仪
- 数据采集 (DAQ)
- 测试和测量
- 跨阻放大器 (TIA)
- D 类音频放大器驱动器
- 压电式传感器接口
- 医疗仪器



单端高输入阻抗传感器接口

3 说明

OPA862 是一款单端到差分模数转换器 (ADC) 驱动器，具有高输入阻抗，可直接连接传感器。该器件在增益设置为 2V/V 的条件下，仅需消耗 3.1mA 的静态电流即可实现 8.3nV/ $\sqrt{\text{Hz}}$ 的输出参考噪声密度。具有 1k Ω 电阻且增益设置为 1V/V 的全差分放大器必须低于 1nV/ $\sqrt{\text{Hz}}$ ，才可实现与 OPA862 等效的输出参考噪声密度

8.3nV/ $\sqrt{\text{Hz}}$ 。用户可使用外部电阻器对 OPA862 进行其他增益设置。该器件具有 400MHz 的高增益带宽积和 140V/ μs 的压摆率。

因此，与同类的单端到差分 ADC 驱动器相比，该器件具有出色的线性度，可提供快速趋稳的 18 位性能。该器件包含一个用于设置输出共模电压的参考输入引脚。


OPA862 完全可在 3V 至 12.6V 的宽电源电压范围内正常工作，并且具有轨至轨输出级。该器件使用德州仪器 (TI) 专有的高速硅锗 (SiGe) 工艺制造，在 18 位系统上实现了出色的低失真性能。在断电状态下，器件禁用模式的静态电流仅为 12 μA 。

OPA862 可在宽达 -40 $^\circ\text{C}$ 至 +125 $^\circ\text{C}$ 的工业温度范围内运行。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
OPA862	SOIC (8)	4.90mm × 3.90mm
	WSON (8)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



谐波失真与频率间的关系



Table of Contents

1 特性	1	7.3 Feature Description.....	17
2 应用	1	7.4 Device Functional Modes.....	19
3 说明	1	8 Application and Implementation	20
4 Revision History	2	8.1 Application Information.....	20
5 Pin Configuration and Functions	3	8.2 Typical Applications.....	21
6 Specifications	4	9 Power Supply Recommendations	26
6.1 Absolute Maximum Ratings	4	10 Layout	26
6.2 ESD Ratings	4	10.1 Layout Guidelines.....	26
6.3 Recommended Operating Conditions	4	10.2 Layout Examples.....	27
6.4 Thermal Information	4	11 Device and Documentation Support	28
6.5 Electrical Characteristics: $V_S = \pm 2.5\text{ V}$ to $\pm 5\text{ V}$	5	11.1 Documentation Support.....	28
6.6 Typical Characteristics: $V_S = \pm 5\text{ V}$	7	11.2 Receiving Notification of Documentation Updates..	28
6.7 Typical Characteristics: $V_S = \pm 2.5\text{ V}$	10	11.3 支持资源.....	28
6.8 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V	12	11.4 Trademarks.....	28
6.9 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V to $\pm 5\text{ V}$	13	11.5 Electrostatic Discharge Caution.....	28
7 Detailed Description	16	11.6 术语表.....	28
7.1 Overview.....	16	12 Mechanical, Packaging, and Orderable Information	28
7.2 Functional Block Diagram.....	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (February 2020) to Revision C (August 2020)	Page
• 更新了整个文档的表、图和交叉参考的编号格式.....	1
• 将 OPA862 WSON 封装的状态从 预发布 更改为 正在供货	1
Changes from Revision A (September 2019) to Revision B (February 2020)	Page
• 将文档状态从“预告信息”更改为“生产数据”	1

5 Pin Configuration and Functions




图 5-1. D Package, 8-Pin SOIC (Top View)




图 5-2. DTK Package, 8-Pin WSON (Top View)

表 5-1. Pin Functions

PIN ⁽¹⁾		TYPE ⁽²⁾	DESCRIPTION
NAME	NO.		
PD	7	I	Power down (low = enable, high = disable), cannot be floated
VFB	1	I	Amplifier 1 inverting (feedback) input
VIN	8	I	Amplifier 1 noninverting (signal) input
VOUT+	4	O	Noninverting output
VOUT -	5	O	Inverting output
VREF	2	I	Amplifier 2 noninverting (reference) input
VS+	3	P	Positive power supply
VS -	6	P	Negative power supply

- (1) Solder the exposed DTK package thermal pad to a heatspreading power or ground plane. This pad is electrically isolated from the die, but must be connected to a power or ground plane and not floated.
- (2) I = input, O = output, and P = power.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage, (V _{S+}) – (V _{S-})		13	V
	Supply turn-on/turn-off maximum dV/dT ⁽²⁾		1	V/μs
	Input-output voltage range	(V _{S-}) – 0.5	(V _{S+}) + 0.5	V
	Differential input voltage		0.7	
Current	Continuous input current ⁽³⁾		±10	mA
	Continuous output current ⁽⁴⁾		±20	
Temperature	Continuous power dissipation	See Thermal Information		
	Junction, T _J		150	°C
	Operating free-air, T _A	– 40	125	
	Storage, T _{stg}	– 65	150	

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Stay below this ± supply turn-on edge rate to make sure that the edge-triggered ESD absorption device across the supply pins remains off.
- (3) Continuous input current limit for both the ESD diodes to supply pins and amplifier differential input clamp diode. The differential input clamp diode limits the voltage across it to 0.7 V with this continuous input current flowing through it.
- (4) Long-term continuous current for electromigration limits.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{S+}	Single-supply positive voltage	3	10	12.6	V
T _A	Ambient temperature	– 40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		OPA862		UNIT
		D (SOIC)	DTK (WSN)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	125.7	65.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	65.9	56.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	69.1	34.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	18	1.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	68.3	34.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	8.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics: $V_S = \pm 2.5\text{ V}$ to $\pm 5\text{ V}$

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, $R_{REF} = 0\ \Omega$, and $V_S = \pm 5\text{ V}$ for $V_{OD} = 10\text{ V}_{PP}$ conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERFORMANCE							
SSBW	Differential small-signal bandwidth	V _{OD} = 20 mV _{PP}		44		MHz	
		V _{OD} = 20 mV _{PP} , G = 4 V/V, R _F = 700 Ω		48			
		V _{OD} = 20 mV _{PP} , G = - 2 V/V, R _F = 700 Ω		48			
LSBW	Differential large-signal bandwidth	V _{OD} = 1 V _{PP}		42		MHz	
		V _S = ±2.5 V, V _{OD} = 5 V _{PP}		14			
		V _{OD} = 10 V _{PP}		7.5			
GBWP	Differential gain-bandwidth product	V _{OD} = 40 mV _{PP} , G = 200 V/V, R _F = 700 Ω		400		MHz	
	Bandwidth for 0.1-dB flatness	V _{OD} = 20 mV _{PP} , G = 2 V/V		6.5		MHz	
	Output balance (Δ V _{OD} / Δ V _{OCM})	V _{OD} = 5 V _{PP} , f = 1 MHz		41		dB	
SR	Slew rate ⁽¹⁾ (20% - 80%)	V _{OD} = 10 V _{PP}		140		V/μs	
	Overshoot, undershoot	V _{OD} = 10-V step		0.2%			
t _r , t _f	Rise and fall time	V _{OD} = 200-mV step		8.5		ns	
	Settling time	To 0.0015% of final value, V _{OD} = 10-V step		100		ns	
	Input overdrive recovery	V _{IN} = V _S ± 0.5 V, V _{REF} = midsupply		100		ns	
	Output overdrive recovery	G = - 4 V/V, V _{OD} = 2x overdrive		120		ns	
HD2	Second-order harmonic distortion	V _{OD} = 10 V _{PP} , f = 15 kHz		- 133		dBc	
		V _{OD} = 10 V _{PP} , f = 50 kHz		- 122			
		V _{OD} = 10 V _{PP} , f = 350 kHz		- 110			
HD3	Third-order harmonic distortion	V _{OD} = 10 V _{PP} , f = 15 kHz		- 148		dBc	
		V _{OD} = 10 V _{PP} , f = 50 kHz		- 140			
		V _{OD} = 10 V _{PP} , f = 350 kHz		- 110			
e _n	Differential output noise	f ≥ 10 kHz		8.3		nV/ √ Hz	
	Input voltage noise of A1 and A2	f ≥ 5 kHz		2.3			
e _i	Input current noise of A1	f ≥ 100 kHz		0.7		pA/ √ Hz	
	Input current noise of A2	f ≥ 100 kHz		0.9			
DC PERFORMANCE							
V _{OS}	Differential output offset voltage			±50		±700	μV
	Input offset voltage for A1, A2			±50		±325	
	Differential output offset drift	T _A = 0°C to 85°C, T _A = - 40°C to 125°C	SOIC	±1.5		±9	μV/°C
			WSON	±1.5		±7	
	Input offset voltage drift for A1, A2	T _A = 0°C to 85°C, T _A = - 40°C to 125°C	SOIC	±0.5		±3	
			WSON	±0.5		±2.5	
I _B	Input bias current, A1			1		3.1	μA
	Input bias current, A2	VREF pin		±5		±90	nA
	Input bias current drift, A1	T _A = - 40°C to 125°C		13			nA/°C
	Input bias current drift, A2	VREF pin, T _A = - 40°C to 125°C		±65			pA/°C
I _{OS}	Input offset current, A1			±4		±110	nA

6.5 Electrical Characteristics: $V_S = \pm 2.5\text{ V}$ to $\pm 5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, $R_{REF} = 0\ \Omega$, and $V_S = \pm 5\text{ V}$ for $V_{OD} = 10\text{ V}_{PP}$ conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
G	Differential gain			2		V/V
	Differential gain error			± 0.1	± 0.25	%
	Differential gain error drift	$T_A = -40^\circ\text{C}$ to 125°C		± 0.02		ppm/ $^\circ\text{C}$
R_{INT}	Internal resistors			700		Ω
INPUT						
CMIR	Input common-mode range, A1		$V_{S-} + 0.5$	$V_{S+} - 1.1$		V
	VREF pin common-mode range		$V_{S-} + 1.3$	$V_{S+} - 1.1$		
	ΔV_{OS} ⁽²⁾ at CMIR specification, A1	$V_{CM} = V_{S+} - 1.1\text{ V}$ and $V_{CM} = V_{S-} + 0.5\text{ V}$			± 25	μV
	ΔV_{OS} ⁽²⁾ at CMIR specification	$V_{REF} = V_{S+} - 1.1\text{ V}$ and $V_{REF} = V_{S-} + 1.3\text{ V}$			± 50	μV
CMRR	Common-mode rejection ratio	$CMRR = V_{OD} / V_{IN}$, $V_{IN} = V_{REF}$, $V_{CM} = \pm 1\text{ V}$, $R_{REF} = 0\ \Omega$	100	120		dB
	Input impedance common-mode, A1			$325 \parallel 0.6$		$\text{M}\Omega \parallel \text{pF}$
	Input impedance differential-mode, A1			$35 \parallel 1.9$		$\text{k}\Omega \parallel \text{pF}$
	Input impedance, A2	VREF pin		$2.3 \parallel 3.5$		$\text{G}\Omega \parallel \text{pF}$
OUTPUT						
V_{OL}	Output voltage range low	Each output, single-ended		$V_{S-} + 0.15$	$V_{S-} + 0.25$	V
V_{OH}	Output voltage range high	Each output, single-ended	$V_{S+} - 0.25$	$V_{S+} - 0.15$		V
	Linear output current	$V_S = \pm 5\text{ V}$, $V_{OD} = \pm 2.65\text{ V}$, $\Delta V_{OCM} < \pm 10\text{ mV}$ relative to no-load condition	40	60		mA
POWER SUPPLY						
V_S	Specified operating voltage	Single-supply referred to GND	3	10	12.6	V
I_Q	Quiescent current	$V_S = \pm 5\text{ V}$, $T_A = 25^\circ\text{C}$	2.8	3.1	3.3	mA
	Quiescent current drift	$V_S = \pm 5\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C		9		$\mu\text{A}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$V_{IN} = V_{REF} = 0\text{ V}$, $\Delta V_S = 2\text{ V}$	105	115		dB
POWER DOWN						
	Disable voltage threshold	Disabled above specified voltage			$V_{S-} + 1.5$	V
	Enable voltage threshold	Enabled below specified voltage	$V_{S-} + 1$			V
	Disable pin bias current		-10		10	nA
	Power-down quiescent current			12	20	μA
	Turn-on time delay			1.3		μs
	Turn-off time delay			2.5		μs

(1) Average of rising and falling slew rate.

(2) $\Delta V_{OS} = V_{OS}$ at specified CMIR $V_{CM} - V_{OS}$ at midsupply V_{CM} .

6.6 Typical Characteristics: $V_S = \pm 5\text{ V}$

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




图 6-1. Small-Signal Frequency Response




图 6-2. Large-Signal Frequency Response




图 6-3. Open-Loop Gain And Phase vs Frequency




图 6-4. CMRR and PSRR vs Frequency




图 6-5. Open-Loop Output Impedance vs Frequency




图 6-6. Closed-Loop Output Impedance vs Frequency

6.6 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V, R_L (differential load) = 2 k Ω , and R_{REF} = $0\ \Omega$ (unless otherwise noted).




图 6-7. Differential Output Offset Voltage vs Temperature




图 6-8. A1 Input Offset Voltage vs Temperature




图 6-9. Differential Output Offset Voltage Drift Histogram




图 6-10. A1 Input Offset Voltage Drift Histogram




图 6-11. A1 Input Bias Current vs Temperature




图 6-12. A1 Input Offset Current vs Temperature

6.6 Typical Characteristics: $V_S = \pm 5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




图 6-13. A1 Input Offset Voltage vs Input Common-Mode Voltage




图 6-14. A1 Input Bias Current and Input Offset Current vs Input Common-Mode Voltage




图 6-15. A2 Input Bias Current vs Temperature




图 6-16. A2 Input Bias Current vs Input Common-Mode Voltage




图 6-17. Input Overdrive Recovery




图 6-18. Output Overdrive Recovery

6.7 Typical Characteristics: $V_S = \pm 2.5\text{ V}$

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and R_{REF} = $0\ \Omega$ (unless otherwise noted).




图 6-19. Small-Signal Frequency Response




图 6-20. Large-Signal Frequency Response




图 6-21. Small-Signal Frequency Response Over C_L




图 6-22. Large-Signal Frequency Response Over C_L




图 6-23. Frequency Response Over Differential Output Voltage, V_{OD}




图 6-24. Input-to-Output Disable Mode Isolation

6.7 Typical Characteristics: $V_S = \pm 2.5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




图 6-25. Harmonic Distortion vs Differential Load




图 6-26. Harmonic Distortion vs Frequency and Gain




图 6-27. Small-Signal Step Response Over C_L




图 6-28. Large-Signal Step Response Over C_L




图 6-29. Input Overdrive Recovery




图 6-30. Output Overdrive Recovery

6.8 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




图 6-31. Small-Signal Frequency Response




图 6-32. Large-Signal Frequency Response




图 6-33. Input Overdrive Recovery





图 6-34. Output Overdrive Recovery


6.9 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V to $\pm 5\text{ V}$

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




$V_{IN} = 10\text{ mV}_{PP}$, $V_{REF} = 0\text{ V}$, measured at V_{OUT+}

图 6-35. A1 Small-Signal Frequency Response




$V_{IN} = 0\text{ V}$, $V_{REF} = 20\text{ mV}_{PP}$, measured at V_{OUT-}

图 6-36. V_{REF} Small-Signal Frequency Response



$V_{OD} = 10\text{ V}_{PP}$ for 10-V supply, $V_{OD} = 5\text{ V}_{PP}$ for 5-V supply

图 6-37. Harmonic Distortion vs Frequency



$V_{OD} = 2\text{ V}_{PP}$

图 6-38. Harmonic Distortion vs Frequency




图 6-39. Harmonic Distortion vs Differential Output Voltage




图 6-40. Harmonic Distortion vs Differential Output Voltage

6.9 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V to $\pm 5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).




图 6-41. Small-Signal Step Response




图 6-42. Large-Signal Step Response




图 6-43. Voltage Noise Density vs Frequency




图 6-44. Current Noise Density vs Frequency




图 6-45. Output Balance vs Frequency





图 6-46. Small-Signal Frequency Response vs Temperature

6.9 Typical Characteristics: $V_S = 1.9\text{ V}$, -1.4 V to $\pm 5\text{ V}$ (continued)

$T_A \approx 25^\circ\text{C}$, A1 input common-mode voltage (V_{CM}) = midsupply, V_{REF} = midsupply, R_F (connected between V_{OUT+} and V_{FB}) = $0\ \Omega$, R_G = open, differential gain (G) = 2 V/V , R_L (differential load) = $2\text{ k}\Omega$, and $R_{REF} = 0\ \Omega$ (unless otherwise noted).



$V_S = 10\text{ V}$, single-ended output voltage and load current for A1 and A2

图 6-47. Output Saturation Voltage vs Output Load Current




图 6-48. Quiescent Current vs Voltage Supply




图 6-49. Quiescent Current vs Temperature




图 6-50. Power-Down Quiescent Current vs Voltage Supply




图 6-51. Power-Down Bias Current vs Power-Down Voltage




图 6-52. Turnon and Turnoff Timing

7 Detailed Description

7.1 Overview


The OPA862 is a 44-MHz, single-ended-to-differential amplifier suitable for use in high-input impedance analog front-ends. This device offers a gain-bandwidth product (GBWP) of 400 MHz with a low output-referred voltage noise of $8.3 \text{ nV}/\sqrt{\text{Hz}}$ while consuming only 3.1 mA of quiescent current. The OPA862 includes a REF pin for output common-mode voltage control using amplifier 2 and a shutdown pin for low-power mode operation that consumes only 12 μA of quiescent current.

The OPA862 can be configured for a single-ended-to-differential gain of 2 V/V without using any external resistors. The device can be configured in gains other than 2 V/V by using only two external resistors in the feedback loop of amplifier 1 (A1) and requires fewer external gain-setting resistors compared to a fully differential amplifier (FDA). The noninverting input of A1 offers high input impedance (325 M Ω typical) for interfacing single-ended sensors that often have a non-zero output impedance to differential input analog-to-digital converters (ADCs). A combination of large 140-V/ μs slew rate, 400-MHz GBWP, and nonlinearity cancellation in the output stages of the two amplifiers results in exceptional distortion and settling performance for 18-bit systems.

The OPA862 includes an internal capacitor C_{FILT} in the feedback circuit of amplifier 2 (A2) that limits the device bandwidth to approximately 44 MHz. Although the individual amplifiers have a GBWP of 200 MHz, because of the architecture of the OPA862, the input and output signal bandwidth must not exceed approximately 44 MHz to achieve good linearity. High GBWP amplifiers generally have high linearity because they can maintain high loop gain. The simple architecture of the OPA862 (as compared to an FDA) has an inherent delay between the outputs $\text{VOUT}+$ and $\text{VOUT}-$ that primarily limits the linearity performance versus the high GBWP of the individual amplifiers. The benefit of the C_{FILT} capacitor is that the C_{FILT} filters and minimizes the noise at the output beyond the usable frequency of the OPA862.

The VREF pin can be used to set the output common-mode to a desired value. 节 7.4 describes various configurations that the OPA862 can be used in.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input and ESD Protection

The OPA862 is built using a high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in 节 6.1. As shown in 图 7-1 all device pins are protected with internal ESD protection diodes to the power supplies.

These diodes provide moderate protection to input overdrive voltages beyond the supplies as well. The protection diodes can typically support 10-mA continuous current. Where higher currents are possible (for example, in systems with ± 12 -V supply parts driving into the OPA862), add current limiting series resistors in series with the inputs to limit the current. Keep these resistor values as low as possible because high values can degrade both noise performance and frequency response. The OPA862 has back-to-back ESD diodes between the VIN and VFB pins. As a result, the differential input voltage between the VIN and VFB pins must be limited to 0.7 V or less to keep from forward biasing these back-to-back ESD diodes. The diodes are robust enough to survive transient conditions such as those common during slew conditions. In the event the differential input voltage exceeds 0.7 V, these back-to-back diodes forward bias and protect the amplifier but the current must be limited per the specifications in 节 6.1 to avoid permanent damage to these diodes or the amplifier.




图 7-1. Internal ESD Protection

7.3.2 Anti-Phase Reversal Protection

When the input common-mode voltage approaches or exceeds V_{S-} , the base-collector junction of the input transistors forward biases. This condition creates an output path parallel to the normal g_m path of the transistors that is opposite in phase to the g_m path. When this parallel path starts to dominate, phase inversion occurs. To protect against phase inversion, the OPA862 features anti-phase reversal (APR) protection Schottky diodes on the input transistors. The Schottky diodes turn on at a voltage lower than the forward bias voltage of the base-collector junction, thus preventing the forward bias and the phase-inversion at the base-collector junction of the input transistors. 图 7-2 shows a diagram of APR protection within the OPA862.




图 7-2. Anti-Phase Reversal Protection

7.3.3 Precision and Low Noise

The OPA862 is laser trimmed for high DC precision. An important factor that reduces the DC precision of the system that uses the OPA862 is the errors introduced by the bias currents of A2 flowing through the internal feedback resistors, R_{INT} ; see 节 7.2. To minimize the error contribution from I_B , the A2 amplifier of the OPA862 features a unique I_B cancellation mechanism. This I_B cancellation mechanism is the reason why the I_B of A2 is orders of magnitude lower than the I_B of A1. The DC errors are negligible for most applications because of the nanoamperes of I_B and very low I_B drift of A2. However, despite being very low, if the I_B errors of A2 are significant for an application, a 348- Ω R_{REF} resistor can be used on the VREF input to cancel out the I_B errors. The tradeoff of using the R_{REF} is that this resistor introduces noise that is amplified by a factor of two at V_{OUT} – because of the noise gain of two of A2. The C_{FILT} capacitor (see 节 7.2) also helps filter out the flat band noise contribution of R_{REF} . The 700- Ω internal resistors were carefully chosen to balance low noise while keeping the total power dissipation low by taking advantage of the low 3.1-mA quiescent current of the OPA862. As shown in 图 7-3, to get the equivalent 8.3-nV/ $\sqrt{\text{Hz}}$ noise of the OPA862 with a typical FDA configuration, the FDA must be less than 1 nV/ $\sqrt{\text{Hz}}$; such FDAs are often difficult to find or expensive. When R_{REF} equals 0 Ω , the typical error resulting from the I_B of A2 appears as an input-referred offset of 3.5 μV at the VREF input, and when R_{REF} is 348 Ω , the differential output-referred noise increases from 8.3 nV/ $\sqrt{\text{Hz}}$ to 9.6 nV/ $\sqrt{\text{Hz}}$.




图 7-3. Equivalent Voltage Noise FDA to OPA862

7.4 Device Functional Modes

7.4.1 Split-Supply Operation (± 1.5 V to ± 6.3 V)

To facilitate testing with common lab equipment, the OPA862 can be configured to allow for split-supply operation. This configuration eases lab testing because the mid-point between the power rails is ground, and most signal generators, network analyzers, oscilloscopes, spectrum analyzers, and other lab equipment reference the inputs and outputs to ground. For split-supply operation referenced to ground, the power supplies V_{S+} and V_{S-} are symmetrical around ground and generally V_{REF} is also set equal to ground. Split-supply operation is preferred in systems where the signals swing around ground because of the ease-of-use; however, the system requires two supply rails.

7.4.2 Single-Supply Operation (3 V to 12.6 V)

Many newer systems use a single power supply to improve efficiency and reduce the cost of the extra power supply. The OPA862 can be used with a single supply (negative supply set to ground), as shown in 图 7-4, with no change in performance if the input and output are biased within the linear operation of the device. To change the circuit from split supply to a single-supply configuration, level shift all the voltages by half the difference between the power-supply rails. In the single-supply configuration, a voltage must be set on the V_{REF} pin, typically midsupply, such that V_{REF} does not violate the common-mode input range (CMIR) specification or the output voltage range of A2. An additional advantage of configuring an amplifier for single-supply operation is that the effects of PSRR are minimized because the low-supply rail is grounded. See the [Single-Supply Op Amp Design Techniques application report](#) for examples of single-supply designs.




图 7-4. Typical Single-Supply Configuration

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Single-Ended-to-Differential Gain of 4 V/V

图 8-1 shows the configuration that can be used for a single-ended-to-differential gain of 4 V/V. Amplifier A1 follows all the conventional equations of a regular voltage-feedback amplifier for inverting and noninverting gains. With the fixed inverting gain of -1 V/V for the configuration of A2, the primary role of A2 is to invert the output of A1 so that a differential signal is available at the output pins, V_{OUT+} and V_{OUT-} . In the configuration shown in 图 8-1, V_{OUT+} is always in phase with V_{IN} and equal to V_{IN} times two. V_{OUT-} has the same swing as V_{OUT+} but 180° out of phase. The common-mode voltage at A1 is equal to V_{IN} and the common-mode voltage at A2 is equal to the voltage on the VREF pin, which in the case of 图 8-1 is GND.




图 8-1. Single-Ended To Differential Gain of 4 V/V Configuration

方程式 1 through 方程式 4 can be derived from the configuration in 图 8-1. The output common-mode voltage, V_{OCM} , is the average of V_{OUT+} and V_{OUT-} , and is equal to the voltage on the VREF pin as given by 方程式 4.

$$V_{OUT+} = V_{IN} \left(1 + \frac{R_F}{R_G} \right) \quad (1)$$

$$V_{OUT-} = -V_{OUT+} + 2 \times V_{REF} = -V_{IN} \left(1 + \frac{R_F}{R_G} \right) + 2 \times V_{REF} \quad (2)$$

$$V_{OD} = V_{OUT+} - V_{OUT-} = 2 \times V_{IN} \left(1 + \frac{R_F}{R_G} \right) - 2 \times V_{REF} \quad (3)$$

$$V_{OCM} = \frac{V_{OUT+} + V_{OUT-}}{2} = V_{REF} \quad (4)$$

8.2 Typical Applications

8.2.1 Single-Ended to Differential with 2.5-V Output Common-Mode Voltage

Most real-world signals are single ended. Often, fully differential amplifiers (FDAs) are used for single-ended-to-differential conversions but the low-impedance input of the FDA configuration can be a challenge for digital acquisition systems (DAQs). The high input impedance input of the OPA862, coupled with its ability to convert single-ended inputs to differential outputs, makes the device an excellent choice for DAQs.




图 8-2. Single-Ended to Differential, $G = 2$ V/V With 2.5-V V_{OCM} Configuration

8.2.1.1 Design Requirements

Use the design requirements shown in 表 8-1 to design a single-ended-to-differential output circuit block.



表 8-1. Design Requirements

DESIGN PARAMETER	VALUE
Input signal, V_{IN}	1-MHz, 0-5 V, sinusoidal signal
Output common-mode voltage, V_{OCM}	2.5 V
Differential gain, G	2 V/V
Differential load	2 kΩ

8.2.1.2 Detailed Design Procedure

For $R_F = 0 \Omega$, with the VFB pin shorted to V_{OUT+} , use 方程式 3 to determine that the OPA862 is in a differential gain of 2 V/V configuration. 方程式 4 describes how setting V_{REF} equal to 2.5 V results in a V_{OCM} of 2.5 V, as required per the design criteria. When designing a front-end stage with the OPA862, the input common-mode voltage and the output voltage range of the input and output pins, respectively, must be considered carefully. Choose the supplies such that none of these voltage ranges are violated and that the single-ended output voltages at each output do not exceed the maximum allowed voltages of the subsequent stage that the OPA862 is driving. Simulate the transfer characteristics of this circuit to ensure the output voltages are within the desired operation limits. 图 8-3 illustrates the transfer characteristics for the OPA862 configuration in 图 8-2. The output waveforms of the circuit in 图 8-2 are described in 图 8-4 and meets the design requirements of 表 8-1.

8.2.1.3 Application Curves



8.2.2 Transimpedance Amplifier Configuration

With recent advancements in light-sensing technology, transimpedance (TIA) applications are becoming popular, ranging in signal bandwidth needs from tens of kHz to hundreds of MHz. Because the current output of the photodiode in these TIA applications is unipolar, a key challenge in interfacing with the fully differential input analog-to-digital converters (ADCs) is maximizing the differential signal to the ADC in order to maximize the signal-to-noise ratio (SNR).

As illustrated in the output waveform of 图 8-6, only half the differential output signal swing of the FDA is available. On the contrary, by using the OPA862 as the TIA stage, a single-device interface to the ADC can be designed that also allows the full differential swing to the ADC and set the desired output common-mode as shown in 图 8-5. V_{REF} is used to set the output common-mode voltage and V_{DC} is used to DC shift the outputs such that for a zero photodiode current, V_{OD} (equal to $V_{OUT+} - V_{OUT-}$) is at one of the peaks of the desired differential peak-to-peak swing. Whether the V_{OD} peak at the zero photodiode current is at a high or low peak is determined by the direction of current through R_F in the presence of the photodiode signal current.




图 8-5. Improved TIA Signal Chain With the OPA862




图 8-6. Conventional TIA Signal Chain

8.2.2.1 Design Requirements

Use the design requirements shown in 表 8-2 to design the TIA circuit block.

表 8-2. Design Requirements

DESIGN PARAMETER	VALUE
Photodiode current, I_{IN}	0 mA to 5 mA
Photodiode Capacitance, C_D	50 pF
Signal bandwidth	9 MHz
Output common-mode voltage, V_{OCM}	2.5 V

8.2.2.2 Detailed Design Procedure

In most TIA designs, selecting the right photodiode for the application is the most important decision because the photodiode determines the I_{IN} and C_D parameters that in turn determine the bandwidth required from the amplifier, the realizable TIA gain, and the signal bandwidth. Signal bandwidth also determines the rise time of the pulses. Choosing the photodiode with as low a capacitance as possible maximizes the TIA signal bandwidth for a given amplifier. Similarly, choosing a low TIA gain (R_F) allows for higher signal bandwidth but having a R_F as high as possible maximizes the SNR of the signal chain.

In order to take advantage of the increased SNR by using the OPA862 as described in 图 8-5, the amplifier is already chosen. Using the design methodology explained at [What You Need To Know About Transimpedance Amplifiers - Part 1](#) and the design parameters in 表 8-2, R_F can be determined to be 1 k Ω and the required feedback capacitor, C_F , is 22 pF. Because the range of I_{IN} is 0 mA to 5 mA and R_F is 1 k Ω , the range of a single-ended output voltage at V_{OUT+} is 0 V to 5 V ($I_{IN} \times R_F$). In the cathode bias configuration of the photodiode condition in 图 8-7, when the photodiode is excited the current flows towards V_{OUT+} through R_F , resulting in a voltage pulse that goes lower from the zero current value. Thus, setting $V_{OUT+} = 5$ V and $V_{OUT-} = 0$ V ($V_{OD} = +5$ V) is desirable when the current is zero so that when the maximum current pulse of 5 mA occurs, V_{OUT+} goes to 0 V and V_{OUT-} reaches 5 V ($V_{OD} = -5$ V). The V_{OCM} target of 2.5 V, which is a typical mid-reference voltage for differential input ADCs, can be set by choosing $V_{REF} = V_{OCM}$. The values of V_{DC} and V_{REF} can be determined by setting the values of V_{OUT+} and V_{OUT-} to appropriate values at the zero photo-current in the following equations:

- $V_{DC} = V_{OUT+}$
- $V_{REF} = (V_{OUT-} + V_{DC}) / 2 = V_{OCM}$

图 8-8 和 图 8-9 显示小信号带宽和大信号阶跃响应 TINA 仿真结果，该电路在图 8-7 中。




图 8-7. TIA Circuit With the OPA862

8.2.2.3 Application Curves




图 8-8. Small-Signal Bandwidth




图 8-9. Large-Signal Transient Response

Apart from the polarity of the V_{DC} -shift at the output, a key difference between the configurations of [图 8-10](#) and [图 8-11](#) is that in the case of [图 8-10](#), V_{DC} only must be capable of driving the I_B of A1 but in the case of [图 8-11](#), V_{DC} must be capable of driving higher currents, as given by $I = V_{DC} / R_G$ when a noninverting input of A1 is grounded.





图 8-10. Level-Shifting With a DC Source of Polarity Opposite to the Desired DC Shift



8-11. Level-Shifting With a DC Source of Polarity Same as the Desired DC Shift

9 Power Supply Recommendations

The OPA862 is intended to work in a supply range of 3 V to 12.6 V. The OPA862 can be used in single-supply operation, or in a balanced or unbalanced split-supply operation. Good power-supply bypassing is recommended for best AC performance and distortion in particular. Minimize the distance (less than 0.1 inch) from the power-supply pins to high-frequency, 0.1- μ F decoupling capacitors. A larger capacitor (2.2 μ F or 10 μ F is typical) is used with a high-frequency, 0.1- μ F supply decoupling capacitor at the device supply pins. For single-supply operation, only the positive supply has these capacitors. When a split-supply is used, use these capacitors for each supply to ground. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. An optional 0.1- μ F supply decoupling capacitor across the two power supplies (for bipolar operation) reduces second-order harmonic distortion.

10 Layout

10.1 Layout Guidelines

Achieving optimum AC performance with a fast amplifier such as the OPA862 requires careful attention to board layout parasitics and external component types. The [OPA862EVM](#) can be used as a reference when designing the circuit board. Recommendations that optimize performance include:

1. **Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause instability. On the noninverting input, VIN, the device can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, open a plane cutout around the signal I/O pins in the ground and power planes below those pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
2. **Minimize the distance** (< 0.1") from the power-supply pins to high-frequency, 0.01- μ F or 0.1- μ F decoupling capacitors. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2- μ F to 10- μ F) decoupling capacitors, effective at lower frequencies, must also be used on the supply pins. These capacitors can be placed somewhat farther from the device and shared among several devices in the same area of the PC board.
3. **Careful selection and placement of external components preserve the AC performance of the OPA862.** Resistors must be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film and carbon composition axially leaded resistors can also provide good high frequency performance. Again, keep their leads and PCB trace length as short as possible. Because the VOUT+ pin and the VFB pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the VFB and VOUT+ pins, respectively.
4. **Connections to other wideband devices** on the board can be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) must be used, preferably with ground and power planes opened up around them.
5. **Socketing a high-speed part such as the OPA862 is not recommended.** The additional lead length and pin-to-pin capacitance introduced by the socket can create troublesome parasitic network that can make achieving a smooth, stable frequency response difficult. Best results are obtained by soldering the OPA862 to the board.

10.2 Layout Examples




图 10-1. Representative Schematic for Layout in




图 10-2. Layout Recommendations

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, [Single-Supply Op Amp Design Techniques application report](#)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA862IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862
OPA862IDR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862
OPA862IDT	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862
OPA862IDT.B	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862
OPA862IDTKR	Active	Production	WSON (DTK) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862
OPA862IDTKR.B	Active	Production	WSON (DTK) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	862

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA862IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA862IDT	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA862IDTKR	WSO	DTK	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA862IDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA862IDT	SOIC	D	8	250	213.0	191.0	35.0
OPA862IDTKR	WSO	DTK	8	3000	367.0	367.0	35.0




4224357 / B 05/2025

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X




SOLDER MASK DETAILS

4224357 / B 05/2025

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PADS 9: 84%
 SCALE: 20X

4224357 / B 05/2025

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司