







OPA859-Q1

ZHCSMN5 - FEBRUARY 2021

OPA859-Q1 1.8GHz 单位带宽增益积、3.3nV/√Hz FET 输入放大器

1 特性

符合面向汽车应用的 AEC-Q100 标准:

- 温度等级 1: -40°C 至 +125°C, TA

高单位带宽增益积:1.8GHz

增益带宽积:900MHz

超低偏置电流 MOSFET 输入: 10pA

• 低输入电压噪声: 3.3nV/√Hz

压摆率:1150V/µs

低输入电容:

- 共模: 0.6pF - 差动: 0.2pF 宽输入共模范围:

- 与正电源相差 1.4V

- 包括负电源

• TIA 配置下的输出摆幅为 2.5V_{PP}

电源电压范围: 3.3V 至 5.25V

静态电流:20.5mA • 封装:8 引脚 WSON

温度范围: -40°C至+125°C

2 应用

- 汽车激光雷达
- 飞行时间 (ToF) 摄像头
- 光学时域反射法 (OTDR)
- 3D 扫描仪
- 激光测距
- 固态扫描激光雷达
- 光学 ToF 位置传感器
- 无人机视觉
- 硅光电倍增器 (SiPM) 缓冲放大器
- 光电倍增管后置放大器

05 V TI V3501 Start 2 TDC7201 (Time-to-Digital Converter Object MSP430 µControlle 高速飞行时间接收器

3 说明

OPA859-Q1 是一款具有 CMOS 输入的宽带低噪声运 算放大器,适用于宽带跨阻和电压放大器应用。将该器 件配置为跨阻放大器 (TIA) 时, 0.9GHz 增益带宽积 (GBWP) 能够在低电容光电二极管应用中实现高闭环带


下图展示了当将 OPA859-Q1 配置为 TIA 时,该放大 器的带宽和噪声性能与光电二极管电容的函数关系。计 算总噪声时的带宽范围为从直流到左轴上计算得出的频 率 (f)。OPA859-Q1 封装具有一个反馈引脚 (FB),可 简化输入和输出之间的反馈网络连接。

OPA859-Q1 经过优化,可在光学飞行时间 (ToF) 系统 中运行,在该系统中,OPA859-Q1与时数转换器(如 TDC7201)配合使用。可在具有差分输出放大器(如 THS4541-Q1)的高分辨率激光雷达系统中使用 OPA859-Q1 来驱动高速模数转换器 (ADC)。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸(标称值)							
OPA859-Q1	WSON (8)	2.00 mm × 2.00 mm							

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



光电二极管电容与带宽和噪声间的关系



Table of Contents

21
21
21
23
24
<u>2</u> 4
<u>2</u> 4
rt25
25
25
entation Updates <mark>25</mark>
25
25
25
25
able
25

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
February 2021	*	Initial Release



Device Comparison Table

DEVICE	INPUT TYPE	MINIMUM STABLE GAIN	VOLTAGE NOISE (nV/ √ Hz)	INPUT CAPACITANCE (pF)	GAIN BANDWIDTH (GHz)
OPA855-Q1	Bipolar	7 V/V	0.98	0.8	8
OPA858-Q1	CMOS	7 V/V	2.5	0.8	5.5
OPA859-Q1	CMOS	1 V/V	3.3	0.8	0.9



5 Pin Configuration and Functions




图 5-1. DSG Package 8-Pin WSON With Exposed Thermal Pad Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
FB	1	I	Feedback connection to output of amplifier			
IN -	3	I	Inverting input			
IN+ 4 I		I	loninverting input			
NC	2	_	Do not connect			
OUT	6	0	Amplifier output			
PD	8	I	Power down connection. PD = logic low = power off mode; PD = logic high = normal operation.			
VS -	5	_	Negative voltage supply			
VS+ 7 —		_	Positive voltage supply			
Thermal pad		_	Connect the thermal pad to VS -			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Vs	Total supply voltage (V _{S+} - V _{S-})		5.5	V
V _{IN+} , V _{IN} -	Input voltage	(V _S -) - 0.5	$(V_{S+}) + 0.5$	V
V_{ID}	Differential input voltage		1	V
VOUT	Output voltage	(V _S -) - 0.5	$(V_{S+}) + 0.5$	V
I _{IN}	Continuous input current		±10	mA
I _{OUT}	Continuous output current ⁽²⁾		±100	mA
TJ	Junction temperature		150	°C
T _A	Operating free-air temperature	- 40	125	°C
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	± 1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Total supply voltage (V _{S+} - V _{S-})	3.3	5	5.25	V
T _A	Operating free-air temperature	- 40		125	°C

6.4 Thermal Information

		OPA859-Q1	
	THERMAL METRIC ⁽¹⁾	DSG (WSON)	UNIT
		8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	80.1	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	100	°C/W
R ₀ JB	Junction-to-board thermal resistance	45	°C/W
Ψ JT	Junction-to-top characterization parameter	6.8	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	45.2	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	22.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Long-term continuous output current for electromigration limits.



6.5 Electrical Characteristics

 V_{S+} = 5 V, V_{S-} = 0 V, input common-mode biased at midsupply, unity gain configuration, R_L = 200 Ω , output load is referenced to midsupply, and $T_A \approx +25 \,^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
AC PERFO	RMANCE	'			<u>'</u>		
SSBW	Small-signal bandwidth	V _{OUT} = 100 mV _{PP}		1.8		GHz	
LSBW	Large-signal bandwidth	V _{OUT} = 2 V _{PP}		400		MHz	
GBWP	Gain-bandwidth product			900		MHz	
	Bandwidth for 0.1dB flatness			140		MHz	
SR	Slew rate (10% - 90%)	V _{OUT} = 2-V step		1150		V/µs	
t _r	Rise time	V _{OUT} = 100-mV step		0.3		ns	
t _f	Fall time	V _{OUT} = 100-mV step		0.3		ns	
	Settling time to 0.1%	V _{OUT} = 2-V step		8		ns	
	Settling time to 0.001%	V _{OUT} = 2-V step		3000		ns	
	Overshoot/undershoot	V _{OUT} = 2-V step		7%			
LIDO	Casand arder harmonic distortion	f = 10 MHz, V _{OUT} = 2 V _{PP}		90		dDo	
HD2	Second-order harmonic distortion	f = 100 MHz, V _{OUT} = 2 V _{PP}		60		dBc	
HD3	Third-order harmonic distortion	f = 10 MHz, V _{OUT} = 2 V _{PP}		86		dBc	
прэ	Third-order Harmonic distortion	f = 100 MHz, V _{OUT} = 2 V _{PP}		64		dBc	
e _n	Input-referred voltage noise	f = 1 MHz		3.3		nV/ √ Hz	
Z _{OUT}	Closed-loop output impedance	f = 1 MHz		0.15		Ω	
DC PERFO	RMANCE						
A _{OL}	Open-loop voltage gain		60	65		dB	
V _{OS}	Input offset voltage	T _A = 25°C	- 5	±0.9	5	mV	
Δ V _{OS} / Δ T	Input offset voltage drift	T _A = -40°C to +125°C	- 2			μV/°C	
I _{BN} , I _{BI}	Input bias current	T _A = 25°C	- 5	±0.5	5	pА	
I _{BOS}	Input offset current	T _A = 25°C	- 5	±0.1	5	pA	
CMRR	Common-mode rejection ratio	V _{CM} = ±0.5 V	70	84		dB	
INPUT	-						
	Common-mode input resistance			1		GΩ	
C _{CM}	Common-mode input capacitance			0.62		pF	
	Differential input resistance			1		GΩ	
C _{DIFF}	Differential input capacitance			0.2		pF	
V _{IH}	Common-mode input range (high)	V _{S+} = 3.3 V, CMRR > 66 dB	1.7	1.9		V	
V _{IL}	Common-mode input range (low)	V _{S+} = 3.3 V, CMRR > 66 dB		0	0.4	V	
		CMRR > 66 dB	3.4	3.6			
V_{IH}	Common-mode input range (high)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ CMRR} > 66 \text{ dB}$		3.3		V	
		CMRR > 66 dB		0	0.4		
V_{IL}	Common-mode input range (low)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C, CMRR > 66 \text{ dB}$			0.45	V	
OUTPUT		,					
V _{OH}	Output voltage (high)	V _{S+} = 3.3 V, T _A = 25°C	2.3	2.4		V	
		TA = 25°C	3.95	4.1			
V_{OH}	Output voltage (high)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		3.9		V	
V _{OL}	Output voltage (low)	V _{S+} = 3.3 V, T _A = 25°C		1.05	1.15	V	
	- ,3 - ()	T _A = 25°C		1.1	1.15		
V_{OL}	Output voltage (low)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1.2		V	



6.5 Electrical Characteristics (continued)


 V_{S+} = 5 V, V_{S-} = 0 V, input common-mode biased at midsupply, unity gain configuration, R_L = 200 Ω , output load is referenced to midsupply, and $T_A \approx +25^{\circ}\mathrm{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		$R_L = 10 \Omega$, $A_{OL} > 52 dB$	65	76			
I _{O_LIN}	Linear output drive (sink and source)	T_A = -40°C to +125°C, R_L = 10 Ω , A_{OL} > 52 dB		64		mA	
I _{SC}	Output short-circuit current		85	105		mA	
POWER S	UPPLY						
		V _{S+} = 5 V	18	20.5	24		
		V _{S+} = 3.3 V	17.5	20	23.5		
I_Q	Quiescent current	V _{S+} = 5.25 V	18	21	24	mA	
		T _A = 125°C		24.5			
		T _A = -40°C		18.5			
PSRR+	Positive power-supply rejection ratio		66	74		4D	
PSRR -	Negative power-supply rejection ratio		64	72		dB	
POWER D	OWN				<u> </u>		
	Disable voltage threshold	Amplifier OFF below this voltage	0.65	1		V	
	Enable voltage threshold	Amplifier ON above this voltage		1.5	1.8	V	
	Power-down quiescent current			70	140	μA	
	PD bias current			70	200	μA	
	Turnon time delay	Time to V _{OUT} = 90% of final value		25		ns	
	Turnoff time delay			120		ns	



6.6 Typical Characteristics


at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)



Submit Document Feedback




at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)






at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)



Submit Document Feedback




at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)






at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)



Submit Document Feedback




at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)





at T_A = 25°C, V_{S+} = 2.5 V, V_{S-} = - 2.5 V, V_{IN+} = 0 V, Gain = 1 V/V, R_F = 0 Ω , R_L = 200 Ω , and output load referenced to midsupply (unless otherwise noted)



Submit Document Feedback



7 Parameter Measurement Information

The various test setup configurations for the OPA859-Q1 are shown in the figures below. When configuring the OPA859-Q1 as a noninverting amplifier in gains less 3 V/V, set R_F = 150 Ω . When configuring the OPA859-Q1 as a noninverting amplifier in gains of 4 V/V and greater, set R_F = 453 Ω .





图 7-1. Unity-Gain Buffer Configuration



R_G values depend on gain configuration

图 7-2. Noninverting Configuration




图 7-3. Inverting Configuration (Gain = -1 V/V)




图 7-4. Capacitive Load Driver Configuration

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

8 Detailed Description

8.1 Overview

The ultra-wide, 900-MHz gain bandwidth product (GBWP) of the OPA859-Q1, combined with the broadband voltage noise of 3.3 nV/ $\sqrt{\text{Hz}}$, produces a viable amplifier for wideband transimpedance applications, high-speed data acquisition systems, and applications with weak signal inputs that require low-noise and high-gain front ends. The OPA859-Q1 combines multiple features to optimize dynamic performance. In addition to the wide small-signal bandwidth, the OPA859-Q1 has 400 MHz of large-signal bandwidth ($V_{OUT} = 2 V_{PP}$), and a slew rate of 1150 V/µs.

The OPA859-Q1 is offered in a 2-mm × 2-mm, 8-pin WSON package that features a feedback (FB) pin for a simple feedback network connection between the amplifiers output and inverting input. Excess capacitance on an amplifiers input pin can reduce phase margin causing instability. This problem is exacerbated in the case of very wideband amplifiers like the OPA859-Q1. To reduce the effects of stray capacitance on the input node, the OPA859-Q1 pinout features an isolation pin (NC) between the feedback and inverting input pins that increases the physical spacing between them thereby reducing parasitic coupling at high frequencies. The OPA859-Q1 also features a very low capacitance input stage with only 0.8-pF of total input capacitance.

8.2 Functional Block Diagram

The OPA859-Q1 is a classic voltage feedback operational amplifier (op amp) with two high-impedance inputs and a low-impedance output. Standard application circuits are supported, like the two basic options shown in \boxtimes 8-1 and \boxtimes 8-2. The DC operating point for each configuration is level-shifted by the reference voltage (V_{REF}), which is typically set to midsupply in single-supply operation. V_{REF} is typically connected to ground in split-supply applications.




图 8-1. Noninverting Amplifier

$$V_{SIG}$$
 V_{REF}
 V_{SIG}
 V_{REF}
 V_{SIG}

图 8-2. Inverting Amplifier

Submit Document Feedback



8.3 Feature Description

8.3.1 Input and ESD Protection

The OPA859-Q1 is fabricated on a low-voltage, high-speed, BiCMOS process. The internal, junction breakdown voltages are low for these small geometry devices, and as a result, all device pins are protected with internal ESD protection diodes to the power supplies as 8-3 shows. There are two antiparallel diodes between the inputs of the amplifier that clamp the inputs during an overrange or fault condition.




图 8-3. Internal ESD Structure

8.3.2 Feedback Pin

The OPA859-Q1 pin layout is optimized to minimize parasitic inductance and capacitance, which is a critical care about in high-speed analog design. The FB pin (pin 1) is internally connected to the output of the amplifier. The FB pin is separated from the inverting input of the amplifier (pin 3) by a no connect (NC) pin (pin 2). The NC pin must be left floating. There are two advantages to this pin layout:

- 1. A feedback resistor (R_F) can connect between the FB and IN pin on the same side of the package (see 8-4) rather than going around the package.
- 2. The isolation created by the NC pin minimizes the capacitive coupling between the FB and IN pins by increasing the physical separation between the pins.





图 8-4. R_F Connection Between FB and IN - Pins



8.3.3 Wide Gain-Bandwidth Product

 \boxtimes 6-10 shows the open-loop magnitude and phase response of the OPA859-Q1. Calculate the gain bandwidth product of any op amp by determining the frequency at which the A_{OL} is 40 dB and multiplying that frequency by a factor of 100. The open-loop response shows the OPA859-Q1 to have approximately 63° of phase-margin when configured as a unity-gain buffer.

 \boxtimes 8-5 shows the open-loop magnitude (A_{OL}) of the OPA859-Q1 as a function of temperature. The results show approximately 5° of phase-margin variation over the entire temperature range. Semiconductor process variation is the naturally occurring variation in the attributes of a transistor (Early-voltage, β , channel-length, and width) and other passive elements (resistors and capacitors) when fabricated into an integrated circuit. The process variation can occur across devices on a single wafer or across devices over multiple wafer lots over time. Typically the variation across a single wafer is tightly controlled. \boxtimes 8-6 shows the A_{OL} magnitude of the OPA859-Q1 as a function of process variation over time. The results show the A_{OL} curve for the nominal process corner and the variation one standard deviation from the nominal. The simulated results show less than 2° of phase-margin difference within a standard deviation of process variation when the amplifier is configured as a unity-gain bufffer.






图 8-6. Open-Loop Gain vs Process Variation

Submit Document Feedback

8.3.4 Slew Rate and Output Stage

In addition to wide bandwidth, the OPA859-Q1 features a high slew rate of 2750 V/µs. The slew rate is a critical parameter in high-speed pulse applications with narrow sub-10-ns pulses, such as optical time-domain reflectometry (OTDR) and LIDAR. The high slew rate of the OPA859-Q1 implies that the device accurately reproduces a 2-V, sub-ns pulse edge, as seen in 86-20. The wide bandwidth and slew rate of the OPA859-Q1 make it an excellent amplifier for high-speed signal-chain front ends.

☑ 8-7 shows the open-loop output impedance of the OPA859-Q1 as a function of frequency. To achieve high slew rates and low output impedance across frequency, the output swing of the OPA859-Q1 is limited to approximately 3 V. The OPA859-Q1 is typically used in conjunction with high-speed pipeline ADCs and flash ADCs that have limited input ranges. Therefore, the OPA859-Q1 output swing range coupled with the class-leading voltage noise specification for a CMOS amplifier maximizes the overall dynamic range of the signal chain.




图 8-7. Open-Loop Output Impedance (Z_{OI}) vs Frequency

8.3.5 Current Noise

The input impedance of CMOS and JFET input amplifiers at low frequencies exceed several $G\Omega$ s. However, at higher frequencies, the transistors parasitic capacitance to the drain, source, and substrate reduces the impedance. The high impedance at low frequencies eliminates any bias current and the associated shot noise. At higher frequencies, the input current noise increases (see 88-8) as a result of capacitive coupling between the CMOS gate oxide and the underlying transistor channel. This phenomenon is a natural artifact of the construction of the transistor and is unavoidable.




图 8-8. Input Current Noise (I_{BN} and I_{BI}) vs Frequency



8.4 Device Functional Modes

8.4.1 Split-Supply and Single-Supply Operation

The OPA859-Q1 can be configured with single-sided supplies or split-supplies as shown in

10-1. Split-supply operation using balanced supplies with the input common-mode set to ground eases lab testing because most signal generators, network analyzers, spectrum analyzers, and other lab equipment typically reference inputs and outputs to ground. In split-supply operation, the thermal pad must be connected to the negative supply.

Newer systems use a single power supply to improve efficiency and reduce the cost of the extra power supply. The OPA859-Q1 can be used with a single positive supply (negative supply at ground) with no change in performance if the input common-mode and output swing are biased within the linear operation of the device. In single-supply operation, level shift the DC input and output reference voltages by half the difference between the power supply rails. This configuration maintains the input common-mode and output load reference at midsupply. To eliminate gain errors, the source driving the reference input common-mode voltage must have low output impedance across the frequency range of interest. In this case, the thermal pad must be connected to ground.

8.4.2 Power-Down Mode

The \overline{PD} disable and enable threshold voltages are with reference to the negative supply. If the amplifier is configured with the positive supply at 3.3 V and the negative supply at ground, then the disable and enable threshold voltages are 0.65 V and 1.8 V, respectively. If the amplifier is configured with ± 1.65 V supplies, then the threshold voltages are at -1 V and 0.15 V. If the amplifier is configured with ± 2.5 V supplies, then the threshold voltages are at -1.85 V and -0.7 V.




图 8-9. Switching Threshold (PD Pin Swept from High to Low)




图 8-10. Switching Threshold (PD Pin Swept from Low to High)

Connecting the \overline{PD} pin low disables the amplifier and places the output in a high-impedance state. When the amplifier is configured as a noninverting amplifier, the feedback (R_F) and gain (R_G) resistor network form a parallel load to the output of the amplifier. To protect the input stage of the amplifier, the OPA859-Q1 uses internal, back-to-back protection diodes between the inverting and noninverting input pins as 8.3 shows. In the power-down state, if the differential voltage between the input pins of the amplifier exceeds a diode voltage drop, an additional low-impedance path is created between the noninverting input pin and the output pin.

Submit Document Feedback



9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The OPA859-Q1 offers high input impedance, very high-bandwidth, high slew-rate, low noise, and better than - 60 dBc of distortion performance at frequencies up to 100 MHz. These features make this device an excellent front-end buffer in high-speed data acquisition systems. The wide bandwidth also makes this amplifier an excellent choice for high-gain active filter systems.

9.2 Typical Application

§ 9-1 shows the OPA859-Q1 configured as a transimpedance amplifier (U1) in a wide-bandwidth, optical frontend system. A second OPA859-Q1 configured as a unity-gain buffer (U2) sets a dc offset voltage to the THS4520. The THS4520 is used to convert the single-ended transimpedance output of the OPA859-Q1 into a differential output signal. The THS4520 drives the input of the ADS54J64, 14-bit, 1-GSPS analog-to-digital converter (ADC) that digitizes the analog signal.




图 9-1. OPA859-Q1 as Both a TIA and a Buffer in an Optical Front-End System

9.2.1 Design Requirements

The objective is to design a low noise, wideband optical front-end system using the OPA859-Q1 as a transimpedance amplifier. The design requirements are:

Amplifier supply voltage: 5 VTIA common-mode voltage: 3.5 V

• THS4520 gain: 1 V/V

ADC input common-mode voltage: 1.3 V
 ADC analog differential input range: 1.1 V_{PP}

9.2.2 Detailed Design Procedure

The OPA859-Q1 meets the growing demand for wideband, low-noise photodiode amplifiers. The closed-loop bandwidth of a transimpedance amplifier is a function of the following:

- 1. The total input capacitance (C_{IN}). This total includes the photodiode capacitance, the input capacitance of the amplifier (common-mode and differential capacitance) and any stray capacitance from the PCB.
- 2. The op amp gain bandwidth product (GBWP).
- 3. The transimpedance gain (R_F) .

 $\[\]$ 9-1 shows the OPA859-Q1 configured as a TIA, with the avalanche photodiode (APD) reverse biased so that the APD cathode is tied to a large positive bias voltage. In this configuration, the APD sources current into the op amp feedback loop so that the output swings in a negative direction relative to the input common-mode voltage. To maximize the output swing in the negative direction, the OPA859-Q1 common-mode voltage is set close to the positive limit; only 1.5 V from the positive supply rail. The feedback resistance (R_F) and the input capacitance (C_{IN}) form a zero in the noise gain that results in instability if left unchecked. To counteract the effect of the zero, a pole is inserted into the noise gain transfer function by adding the feedback capacitor (C_F).

The *Transimpedance Considerations for High-Speed Amplifiers Application Report* discusses theories and equations that show how to compensate a transimpedance amplifier for a particular transimpedance gain and input capacitance. The bandwidth and compensation equations from the application report are available in an Excel® calculator. *What You Need To Know About Transimpedance Amplifiers* – *Part 1* provides a link to the calculator.

The OPA859-Q1 configured as a unity-gain buffer drives a dc offset voltage of 2.95 V into the lower half of the THS4520. To maximize the dynamic range of the ADC, the two OPA859 amplifiers drive a differential common-mode of 3.5 V and 2.95 V into the THS4520. The dc offset voltage of the buffer amplifier can be derived using 程式 1.

$$V_{BUF_DC} = V_{TIA_CM} - \left(\frac{1}{2} \times \frac{V_{ADC_DIFF_IN}}{\left(\frac{R_F}{R_G}\right)}\right)$$


(1)

where

- V_{TIA CM} is the common-mode voltage of the TIA (3.5 V)
- V_{ADC DIFF IN} is the differential input voltage range of the ADC (1.1 V_{PP})
- R_F and R_G are the feedback resistance (499 $\,^{\Omega}$) and gain resistance (499 $\,^{\Omega}$) of the THS4520 differential amplifier


The low-pass filter between the THS4520 and the ADC54J64 minimizes high-frequency noise and maximizes SNR. The ADC54J64 has an internal buffer that isolates the output of the THS4520 from the ADC sampling-capacitor input, so a traditional charge bucket filter is not required.

9.2.3 Application Curves



10 Power Supply Recommendations

The OPA859-Q1 operates on supplies from 3.3 V to 5.25 V. The OPA859-Q1 operates on single-sided supplies, split and balanced bipolar supplies, and unbalanced bipolar supplies. Because the OPA859-Q1 does not feature rail-to-rail inputs or outputs, the input common-mode and output swing ranges are limited at 3.3-V supplies.



b) Split supply configuration




图 10-1. Split and Single Supply Circuit Configuration, Gain = 7 V/V



11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA859-Q1 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance from the signal I/O pins to ac ground. Parasitic capacitance on the output and inverting input pins can cause instability. To reduce unwanted capacitance, cut out the power and ground traces under the signal input and output pins. Otherwise, ground and power planes must be unbroken elsewhere on the board. When configuring the amplifier as a TIA, if the required feedback capacitor is less than 0.15 pF, consider using two series resistors, each of half the value of a single resistor in the feedback loop to minimize the parasitic capacitance from the resistor.
- Minimize the distance (less than 0.25-in) from the power-supply pins to high-frequency bypass capacitors. Use high-quality, 100-pF to 0.1-μF, C0G and NPO-type decoupling capacitors with voltage ratings at least three times greater than the amplifiers maximum power supplies. This configuration makes sure that there is a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors that are effective at lower frequency must be used on the supply pins. Place these decoupling capacitors further from the device. Share the decoupling capacitors among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external components preserves the high-frequency performance of the OPA859-Q1. Use low-reactance resistors. Surface-mount resistors work best and allow a tighter overall layout. Never use wirewound resistors in a high-frequency application. Because the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close to the output pin as possible. Place other network components (such as noninverting input termination resistors) close to the package. Even with a low parasitic capacitance shunting the external resistors, high resistor values create significant time constants that can degrade performance. When configuring the OPA859-Q1 as a voltage amplifier, keep resistor values as low as possible and consistent with load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because R_F and R_G become part of the output load network of the amplifier.

11.2 Layout Example




图 11-1. Layout Recommendation



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- LIDAR Pulsed Time of Flight Reference Design
- LIDAR-Pulsed Time-of-Flight Reference Design Using High-Speed Data Converters
- · Wide Bandwidth Optical Front-end Reference Design

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, OPA858EVM user's guide
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow
- Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: How to Convert a TINA-TI Model into a Generic SPICE Model
- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1
- Texas Instruments What You Need To Know About Transimpedance Amplifiers Part 2

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Excel® is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 术语表

TI术语表本本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA859QDSGRQ1	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	859Q
OPA859QDSGRQ1.B	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	859Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA859-Q1:

Catalog: OPA859

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025


NOTE: Qualified Version Definitions:

 $_{\bullet}$ Catalog - TI's standard catalog product

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司