features


- High Linearity Near Limiting
- Fast Recovery from Overdrive: 2.4 ns
- IiMiting Voltage Accuracy: ±15 mV
- –3dB Bandwidth (G = +1): 450 MHz
- Slew Rate: 1000 V/μs
- ±5-V and 5-V Supply Operation
- Unity Gain Version of the OPA689

applications

- Fast Limiting ADC Input Buffers
- CCD Pixel Clock Stripping
- Video Sync Stripping
- HF Mixers

description

- IF Limiting Amplifiers
- AM Signal Generation
- Non–Linear Analog Signal Processing
- High Speed Comparators



NC - No internal connection

The OPA688 is a wideband, unity gain stable voltage-feedback op amp that offers bipolar output voltage limiting. Two buffered limiting voltages take control of the output when it attempts to drive beyond these limits. This new output limiting architecture holds the limiter offset error to ± 15 mV. The op amp operates linearly to within 30 mV of the output limit voltages.

The combination of narrow nonlinear range and low limiting offset allows the limiting voltages to be set within 100 mV of the desired linear output range. A fast 2.4-ns recovery from limiting ensures that overdrive signals will be transparent to the signal channel. Implementing the limiting function at the output, as opposed to the input, gives the specified limiting accuracy for any gain, and allows the OPA688 to be used in all standard op amp applications.

Non-linear analog signal processing will benefit from the OPA688s sharp transition from linear operation to output limiting. The quick recovery time supports high-speed applications.

The OPA688M is available in an industry standard pinout CDIP-8 package. For higher gain, or transimpedance applications requiring output limiting with fast recovery, consider the OPA689M.

ORDERING INFORMATION[†]

T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CDIP - JD Tube		OPA688MJD	OPA688MJD

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2006, Texas Instruments Incorporated

SGLS144B - APRIL 2003 - DECEMBER 2006



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Power supply	±6.5 V
Common-mode input voltage, VID	±V _{CC}
Differential input voltage, V _{ID}	
Limiter voltage range	
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C
Junction temperature, T _J	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	NOM	MAX	UNIT	
	Split-Rail Operation		±5	±6	
Operating voltage	Single-Supply Operation			12	V
Operating free-air temperature				125	°C



electrical characteristics, V_{CC} = \pm 5 V, V_{ICM} = 0 V, R_L = 500 Ω , limiter pins open (unless otherwise noted) (see Note 1)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT		
AC Performance (see Figure 1)	·							
	V _O < 0.2 Vp-p,	$G = +1$, $R_F = 25 \Omega$			450			
Small signal bandwidth	V _O < 0.2 Vp-p,	G = +2			215		MHz	
	V _O < 0.2 Vp-p, G = -1				215		Í	
Gain-bandwidth product (G \geq 5)	V _O < 0.2 Vp-p				250		MHz	
Bandwidth for 0.1 dB gain flatness	V _O = 0.2 V				30		MHz	
Gain peaking	G = +1, V _O < 0.2	Vp-p, R _F = 25 Ω			11		dB	
Large signal bandwidth	V _O = 4 Vp-p,	$V_{H} = -V_{L} = 2.5 V$			145		MHz	
Slew rate		$V_{H} = -V_{L} = 2.5 V$			1000		V/µs	
Rise and fall time	0.2 V step				1.9		ns	
Settling time to 0.05%	2 V step				8		ns	
Spurious free dynamic range	V _O = 2 Vp-p,	f = 5 MHz			66		dB	
Differential gain	R _L = 500 Ω,	NTSC, PAL			0.02		%	
Differential phase	R _L = 500 Ω,	NTSC, PAL			0.01		0	
Input noise, voltage noise density	$f \ge 1 MHz$				6.3		nV/√Hz	
Input noise, current noise density	$f \ge 1 MHz$				2		pA/√Hz	
DC Performance								
	$T_A = 25^{\circ}C$		46	52				
Open-loop voltage gain (AVOL)	$V_{O} = \pm 0.5 V$		T _A = Full range	43			dB	
			T _A = 25°C		±2	±8		
Input offset voltage (V _{IO})			T _A = Full range			±11	mV	
			T _A = 25°C		±6	±12		
Input bias current (IIB) (See Note 2)			T _A = Full range			±20	μA	
			T _A = 25°C		±0.3	±2		
Input offset current (IIO)			T _A = Full range			±4	μA	
Input	·		·					
Common-mode rejection ratio			T _A = 25°C	50	57			
(CMRR)	$V_{ICM} = \pm 0.5 V,$	Input referred	T _A = Full range	47			dB	
Common-mode input voltage range			T _A = 25°C	±3.2	±3.3			
(V _{ICR}) (See Note 3)			T _A = Full range	±3.1			V	
Input impedance, differential mode					0.4 1		MΩ pF	
Input impedance, common mode					1 1		MΩ pF	



SGLS144B – APRIL 2003 – DECEMBER 2006

electrical characteristics, V_{CC} = ±5 V, V_{ICM} = 0 V, R_L = 500 Ω , limiter pins open (unless otherwise noted) (see Note 1) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Output								
		D . 500.0	T _A = 25°C	±3.9	±4.1			
Output voltage range (V_{OH} , V_{OL})	$V_{H} = 4.3 V, V_{L} = -4.3 V,$	$R_L \ge 500 \Omega$	T _A = Full range	±3.7			V	
		D 00 0	$T_A = 25^{\circ}C$	90	105			
Current output, sourcing (IOH)	$V_{H} = 4.3 V, V_{L} = -4.3 V,$	$RL = 20 \Omega$	T _A = Full range	80			mA	
Current output, sinking (I.e.)		$V_{H} = 4.3 V, V_{I} = -4.3 V, R_{I} = 20 \Omega$			-85			
Current output, sinking (IOL)	$V_{H} = 4.3 \text{ V}, V_{L} = -4.3 \text{ V}, R_{L} = 20 \Omega$ $T_{A} = \text{Full rar}$		T _A = Full range	-60			mA	
Closed-loop output impedance	$G = +1, R_F = 25 \Omega, f < 100$	kHz			0.2		Ω	
Power Supply								
Operating voltage (V _{CC})					±5	±6	V	
Quiescent current (I _{CC})	$T_A = 25^{\circ}C$		14	15.8	17	س ۸		
			11		20	mA		
Device events in stice ratio (DCDD)	Input referred, VS = ± 4.5 V to ± 5.5 V T _A = 25° C			58	70		dB	
Power supply rejection ratio (PSRR) Input referred, $VS = \pm 4.5 V$ to $\pm 5.5 V$ T _A = Full range							dB	
Output Voltage Limiters (pins 5 and	18)							
Default output limited voltage	Limiter pins open $T_A = 25^{\circ}C$		$T_A = 25^{\circ}C$	±3	±3.3		V	
Default output limited voltage	$T_{A} = Full range$			±2.8			V	
Limiter output offset voltage	$(V_O - V_H)$ or $(V_O - V_L)$		T _A = Full range		±15	±50	mV	
Limiter input bias current magnitude	$V_{O} = 0 V$	$T_A = 25^{\circ}C$	35	54	65	μA		
(See Note 4)	$T_A = Full range$			31		70	μι	
Limiter input impedance					2 1		MΩ pF	
Limiter feedthrough (See Note 5)	f = 5 MHz				-60		dB	
Maximum limiter voltage						±4.3	V	
Minimum limiter voltage separation				400			mV	
Op amp bias current shift (See Note 2)					3		μΑ	
Limiter small signal bandwidth	$V_{I} = \pm 2 V, V_{O} < 0.02 V_{P-P}$				450		MHz	
Limter slew rate (See Note 6)					100		V/µs	
Limiter step response, overshoot	$V_I = \pm 2 V$				250		mV	
Limiter step response, recovery time	$V_I = \pm 2 V$				2.4		ns	
Linearity guardband (See Note 7)	$V_{O} = 2 V_{P-P}, f = 5 M$		30		mV			

NOTES: 1. All typical limits are at $T_A = 25^{\circ}C$ unless otherwise specified.

2. Current is considered positive out of node.

3. CMIR tested as < 3dB degradation from minimum CMRR at specified limits.

IVH (VH bias current) is positive, and IVL (VL bias current) is negative, under these conditions. See Note 3, Figure 30 and Figure 37.
 Limiter feedthrough is the ratio of the output magnitude to the sinewave added to VH (or VL) when VIN = 0.

5. Limiter reading ug is the ratio of the output magnitude to the sinewave added to VH (or VL) when VIN = 0. 6. VH slew rate conditions are: VIN = +2 V, G = +2, VL = -2 V, VH = step between 2 V and 0 V. VL slew rate conditions are similar.

VH siew rate conditions are. VH = +2 V, G = +2, VL = -2 V, VH = step between 2 V and 0 V. VL siew rate conditions are similar.
 Linearity Guardband is defined for an output sinusoid (f = 5 MHz, VO = 0 VDC ±1 VP-P) centered between the limiter levels (VH and VL). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 38).



electrical characteristics, V_{CC} = 5 V, V_{ICM} = 2.5 V, R_L = 500 Ω , limiter pins open (unless otherwise noted) (see Note 1)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
AC Performance (see Figure 2)							
	$V_{O} < 0.2 V_{P-P}$, $G = +1$, $R_{F} = 25 \Omega$			375			
Small signal bandwidth	V _O < 0.2 Vp-p, G = +2			200		MHz	
	$V_{O} < 0.2 V_{P-P}, \qquad G = -1$		190				
Gain bandwidth product (G \geq +5)	V _O < 0.2 Vp-p			230		MHz	
Gain peaking	$V_{O} < 0.2 V_{P-P}$, $G = +1$, $R_{F} = 25 \Omega$			10		dB	
Bandwidth for 0.1 dB gain flatness	V _O < 0.2 Vp-p			30		MHz	
Large signal bandwidth	V _O < 2 Vp-p			200		MHz	
Slew rate	2 V step			820		V/µs	
Rise and fall time	0.2 V step			2.3		ns	
Settling time to 0.05%	1 V step			12		ns	
Spurious free dynamic range	$V_{O} = 2 V_{P-P}, \qquad f = 5 MHz$			64		dB	
Input noise, voltage noise density	f > 1 MHz			6.3		nV/√Hz	
Input noise, current noise density	f > 1 MHz			2		pA/√Hz	
DC Performance							
		T _A = 25°C	46	52		JD	
Open-loop voltage gain (AVOL)	$V_{O} = \pm 0.4 \text{ V}$ $T_{A} = \text{Full range}$					dB	
		T _A = 25°C		±2	±8		
Input offset voltage (VIO)	T _A = Full range				±11	mV	
		T _A = 25°C		±6	±12		
Input bias current (I _{IB})		T _A = Full range			±20	μA	
		$T_A = 25^{\circ}C$	±0.3		±2		
Input offset current (IIO)		T _A = Full range			±4	μA	
Input							
Common-mode rejection ratio		$T_A = 25^{\circ}C$	48	55		dB	
(CMRR)	$V_{ICM} = \pm 0.5 V$, Input referred	T _A = Full range	45			αв	
Common-mode input voltage range		$T_A = 25^{\circ}C$	VICM ±0.7 V	VICM ±0.8 V			
(V _{ICR}) (See Note 3)		T _A = Full range	VICM ±0.6 V			V	
Input impedance, differential mode				0.4		MΩ pF	
				1		ρr MΩ	
Input impedance, common mode				1		pF	
Output				V .			
Output voltage range (V _{OH} , V _{OL})	$V_{\rm H} = V_{\rm ICM} + 1.8 \text{ V}, V_{\rm L} = V_{\rm ICM} - 1.8 \text{ V},$	T _A = 25°C	VICM± 1.4 V	V <mark>ICM</mark> ± 1.6 V		v	
······································	$R_{L} \ge 500 \Omega$	T _A = Full range	VICM± 1.3 V				
		$T_A = 25^{\circ}C$	60	70		~^^	
Current output, sourcing (IOH)	$V_{CC} = \pm 2.5 \text{ V}, \qquad \text{R}_{L} = 20 \Omega$	T _A = Full range	50			mA	
		$T_A = 25^{\circ}C$	-50	-60			
Current output, sinking (I _{OL})	$V_{CC} = \pm 2.5 \text{ V}, \qquad \text{R}_{L} = 20 \Omega$	T _A = Full range	-40			mA	
Closed-loop output impedance	$G = +1, R_F = 25 \Omega, f < 100 \text{ kHz}$			0.2		Ω	



SGLS144B – APRIL 2003 – DECEMBER 2006

electrical characteristics, V_{CC} = 5 V, V_{ICM} = 2.5 V, R_L = 500 Ω , limiter pins open (unless otherwise noted) (see Note 1) (continued)

PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT	
Power Supply				-			
Operating voltage (V _{CC})					5	12	V
			T _A = 25°C	11	13	15	
Quiescent current (I _{CC})		T _A = Full range	9		16.5	mA	
Power supply rejection ratio (PSRR)	Input referred,	VCC = ± 2 V to ± 3 V	55	70		dB	
Output Voltage Limiters (pins 5 and	8)						
			T _A = 25°C	VICM ±0.6 V	VICM ±0.9 V		V
Default output limited voltage	Limiter pins open		T _A = Full range	VICM ±0.4 V			V
Limiter output offset voltage	(V _O – VH) or (V _O –	$(V_O - V_H)$ or $(V_O - V_L)$ T _A = Full range				±50	mV
Limiter input bias current magnitude	$T_A = $	$T_A = 25^{\circ}C$	0	35	65	•	
(See Note 4)	V _O = 2.5 V		T _A = Full range	0		85	μA
Limiter input bias current drift					30		nA/∘C
Limiter input impedance					2 1		MΩ pF
Limiter feedthrough (See Note 5)	f = 5 MHz				-60		dB
Maximum limiter voltage						V _{ICM} ± 1.8	V
Minimum limiter voltage separation				400			mV
Output bias current shift (See Note 2)					5		μΑ
Limiter small signal bandwidth	$V_{I} = V_{ICM} \pm 1.2 \text{ V},$	V _O < 0.02 Vp-p			300		MHz
Limiter slew rate (See Note 6)					20		V/µs
Limiter step response, overshoot	$V_I = V_{ICM} \pm 1.2 V$				55		mV
Limiter step response, recovery time	$V_I = V_{ICM} \pm 1.2 V$				15		ns
Linearity guardband (See Note 7)	V _O = 2 Vp-p,	f = 5 MHz		30			mV

NOTES: 1. All typical limits are at $T_A = 25^{\circ}C$ unless otherwise specified.

2. Current is considered positive out of node.

3. CMIR tested as < 3dB degradation from minimum CMRR at specified limits.


4. IVH (VH bias current) is positive, and IVL (VL bias current) is negative, under these conditions. See Note 3, Figure 31 and Figure 37.

5. Limiter feedthrough is the ratio of the output magnitude to the sinewave added to VH (or VL) when VIN = 0.

V_H slew rate conditions are: V_{IN} = V_{ICM} + 0.4 V, G = +2, V_L = V_{ICM} - 1.2 V, V_H = stepped between V_{ICM} + 1.2 V and V_{ICM}. V_L slew rate conditions are similar.


7. Linearity Guardband is defined for an output sinusoid (f = 5 MHz, VO = 0 VDC ± 1 VP-P) centered between the limiter levels (V_H and V_L). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 38).









SGLS144B – APRIL 2003 – DECEMBER 2006












TYPICAL CHARACTERISTICS



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

dual-supply, non-inverting amplifier

Figure 30 shows a non-inverting gain amplifier for dual-supply operation. This circuit was used for AC characterization of the OPA688, with a 50- Ω source, which it matches, and a 500- Ω load. The power-supply bypass capacitors are shown explicitly in Figures 30 and 31, but will be assumed in the other figures. The limiter voltages (V_H and V_L) and their bias currents (I_{VH} and I_{VL}) have the polarities shown.

single-supply, non-inverting amplifier

Figure 31 shows an AC-coupled, non-inverting gain amplifier for single +5V supply operation. This circuit was used for AC characterization of the OPA688, with a 50W source, which it matches, and a 500- Ω load. The power-supply bypass capacitors are shown explicitly in Figures 30 and 31, but will be assumed in the other figures. The limiter voltages (V_H and V_L) and their bias currents (I_{VH} and I_{VL}) have the polarities shown. Notice that the single-supply circuit can use three resistors to set V_H and V_L, where the dual-supply circuit usually uses four to reference the limit voltages to ground.

limited output, ADC input driver

Figure 32 shows a simple ADC (Analog-to-Digital Converter) driver that operates on a single supply, and gives excellent distortion performance. The limit voltages track the input range of the converter, completely protecting against input overdrive.




Figure 30. DC-Coupled, Dual Supply Amplifier






Figure 31. AC-Coupled, Single Supply Amplifier




Figure 32. Single Supply, Limiting ADC Input Driver

precision half wave rectifier

Figure 33 shows a half wave rectifier with outstanding precision and speed. V_H (pin 8) will default to a voltage between 3.1 and 3.8 V if left open, while the negative limit is set to ground.






Figure 33. Precision Half Wave Rectifier

very high speed Schmitt trigger

Figure 34 shows a very high-speed Schmitt trigger. The output levels are precisely defined, and the switching time is exceptional. The output voltage swings between $\pm 2V$.

unity-gain buffer

Figure 35 shows a unity-gain voltage buffer using the OPA688. The feedback resistor (R_F) isolates the output from any board inductance between pins 2 and 6. We recommend that

 $R_F \times 24.9W$ for unity-gain buffer applications. R_C is an optional compensation resistor that reduces the peaking typically seen at G = +1. Choosing $R_C = R_S + R_F$ gives a unity gain buffer with approximately the G = +2 frequency response.

DC restorer

Figure 36 shows a DC restorer using the OPA688 and OPA660. The OPA660's OTA amplifier is used as a Current Conveyor (CCII) in this circuit, with a current gain of 1.0.

When V_O tries to go below ground, CCII charges C₁ through D₁, which restores the output back to ground. D₁ adds a propagation delay to the restoration process, which then has an exponential decay with time constant R₁C₁/G (G = +2 = the OPA688 gain). When the signal is above ground, it decays to ground with a time constant of R₂C₁. The OPA688 output recovers very quickly from overdrive.






Figure 34. Very High Speed Schmitt Trigger




Figure 35. Unity-Gain Buffer




Figure 36. DC Restorer



design-in tools

applications support

The Texas Instrments web site (http://www.ti.com) has the latest data sheets and other design aids.

theory of operation

The OPA688 is a voltage-feedback op amp that is unity-gain stable. The output voltage is limited to a range set by the voltage on the limiter pins (5 and 8). When the input tries to overdrive the output, the limiters take control of the output buffer. This avoids saturating any part of the signal path, giving quick overdrive recovery and excellent limiter accuracy at any signal gain.

The limiters have a very sharp transition from the linear region of operation to output limiting. This allows the limiter voltages to be set very near (< 100mV) the desired signal range. The distortion performance is also very good near the limiter voltages.

circuit layout

Achieving optimum performance with the high-frequency OPA688 requires careful attention to layout design and component selection. Recommended PCB layout techniques and component selection criteria are:

a) **Minimize parasitic capacitance to any AC ground** for all of the signal I/O pins. Open a window in the ground and power planes around the signal I/O pins, and leave the ground and power planes unbroken elsewhere.

b) **Provide a high quality power supply.** Use linear regulators, ground plane and power planes to provide power. Place high-frequency 0.1 μ F decoupling capacitors < 0.2" away from each power-supply pin. Use wide, short traces to connect to these capacitors to the ground and power planes. Also use larger (2.2 μ F to 6.8 μ F) high-frequency decoupling capacitors to bypass lower frequencies. They may be somewhat further from the device, and be shared among several adjacent devices.

c) **Place external components close** to the OPA688. This minimizes inductance, ground loops, transmission line effects and propagation delay problems. Be extra careful with the feedback (R_F), input and output resistors.

d) **Use high-frequency components** to minimize parasitic elements. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter layout. Metal film or carbon composition axially-leaded resistors can also provide good performance when their leads are as short as possible. Never use wirewound resistors for high-frequency applications. Remember that most potentiometers have large parasitic capacitances and inductances.

Multilayer ceramic chip capacitors work best and take up little space. Monolithic ceramic capacitors also work very well. Use RF type capacitors with low ESR and ESL. The large power pin bypass capacitors (2.2 μ F to 6.8 μ F) should be tantalum for better high-frequency and pulse performance.

e) **Choose low resistor values** to minimize the time constant set by the resistor and its parasitic parallel capacitance. Good metal film or surface mount resistors have approximately 0.2 pF parasitic parallel capacitance. For resistors > 1.5 k Ω , this adds a pole and/or zero below 500 MHz.

Make sure that the output loading is not too heavy. The recommended $402-\Omega$ feedback resistor is a good starting point in your design.

f) **Use short direct traces to other wideband devices** on the board. Short traces act as a lumped capacitive load. Wide traces (50 to 100 mils) should be used. Estimate the total capacitive load at the output, and use the series isolation resistor recommended in the typical performance curve "R_S vs Capacitive Load". Parasitic loads < 2 pF may not need the isolation resistor.



g) When long traces are necessary, use transmission line design techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50- Ω transmission line is not required on board—a higher characteristic impedance will help reduce output loading. Use a matching series resistor at the output of the op amp to drive a transmission line, and a matched load resistor at the other end to make the line appear as a resistor. If the 6 dB of attenuation that the matched load produces is not acceptable, and the line is not too long, use the series resistor at the source only. This will isolate the source from the reactive load presented by the line, but the frequency response will be degraded.

Multiple destination devices are best handled as separate transmission lines, each with its own series source and shunt load terminations. Any parasitic impedances acting on the terminating resistors will alter the transmission line match, and can cause unwanted signal reflections and reactive loading.

h) **Do not use sockets** for high-speed parts like the OPA688. The additional lead length and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network. Best results are obtained by soldering the part onto the board.

power supplies

The OPA688 is nominally specified for operation using either \pm 5-V supplies or a single +5-V supply. The maximum specified total supply voltage of 12 V allows reasonable tolerances on the supplies. Higher supply voltages can break down internal junctions, possibly leading to catastrophic failure. Single-supply operation is possible as long as common mode voltage constraints are observed. The common mode input and output voltage specifications can be interpreted as a required headroom to the supply voltage. Observing this input and output headroom requirement will allow design of non-standard or single-supply operation circuits. Figure 31 shows one approach to single-supply operation.

ESD protection

ESD damage has been known to damage MOSFET devices, but any semiconductor device is vulnerable to ESD damage. This is particularly true for very high-speed, fine geometry processes.

ESD damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, ESD handling precautions are required when handling the OPA688.

output limiters

The output voltage is linearly dependent on the input(s) when it is between the limiter voltages V_H (pin 8) and V_L (pin 5). When the output tries to exceed V_H or V_L , the corresponding limiter buffer takes control of the output voltage and holds it at V_H or V_L .

Because the limiters act on the output, their accuracy does not change with gain. The transition from the linear region of operation to output limiting is very sharp—the desired output signal can safely come to within 30 mV of V_H or V_L with no onset of non-linearity.

The limiter voltages can be set to within 0.7 V of the supplies (V_L \ge –V_S + 0.7 V, V_H \le +V_S – 0.7 V). They must also be at least 400 mV apart (V_H – V_L \ge 0.4V).



SGLS144B - APRIL 2003 - DECEMBER 2006




Figure 37. Limiter Bias Current vs Bias Voltage

When pins 5 and 8 are left open, V_H and V_L go to the Default Voltage Limit; the minimum values are in the Specifications. Looking at Figure 37 for the zero bias current case will show the expected range of (V_s _ default limit voltages) = headroom.

When the limiter voltages are more than 2.1V from the supplies ($V_L > -V_S + 2.1$ V or $V_H < +V_S - 2.1$ V), you can use simple resistor dividers to set V_H and V_L (see Figure 30). Make sure you include the Limiter Input Bias Currents (Figure 37) in the calculations (i.e., $I_{VL} \ge -50 \ \mu$ A out of pin 5, and $I_{VH} \le +50 \ \mu$ A out of pin 8). For good limiter voltage accuracy, run at least 1-mA quiescent bias current through these resistors.

When the limiter voltages need to be within 2.1V of the supplies ($V_L \le -V_S + 2.1$ V or $V_H \ge +V_S - 2.1$ V), consider using low impedance buffers to set V_H and V_L to minimize errors due to bias current uncertainty. This will typically be the case for single supply operation ($V_S = +5V$). Figure 31 runs 2.5 mA through the resistive divider that sets V_H and V_L . This keeps errors due to I_{VH} and $I_{VL} < \pm 1\%$ of the target limit voltages.

The limiters' DC accuracy depends on attention to detail. The two dominant error sources can be improved as follows:

• Power supplies, when used to drive resistive dividers that set V_H and V_L, can contribute large errors (e.g., \pm 5%). Using a more accurate source, and bypassing pins 5 and 8 with good capacitors, will improve limiter PSRR.

• The resistor tolerances in the resistive divider can also dominate. Use 1% resistors.

Other error sources also contribute, but should have little impact on the limiters' DC accuracy:

• Reduce offsets caused by the Limiter Input Bias Currents. Select the resistors in the resistive divider(s) as described above.

- Consider the signal path DC errors as contributing to uncertainty in the useable output swing.
- The Limiter Offset Voltage only slightly degrades limiter accuracy.

Figure 38 shows how the limiters affect distortion performance. Virtually no degradation in linearity is observed for output voltage swinging right up to the limiter voltages.







Figure 38. Harmonic Distortion Near Limit Voltages

offset voltage adjustment

The circuit in Figure 39 allows offset adjustment without degrading offset drift with temperature. Use this circuit with caution since power supply noise can inadvertently couple into the op amp.



NOTES: (1) Set R_1 << R_{TRIM}. (2) R_3 is optional and minimizes out ut pffset due to in ut bias purrents.

Figure 39. Offset Voltage Trim

Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both DC input bias currents using R₃. This minimizes the output offset voltage caused by the input bias currents.

output drive

The OPA688 has been optimized to drive $500-\Omega$ loads, such as ADCs. It still performs very well driving $100-\Omega$ loads; the specifications are shown for the $500-\Omega$ load. This makes the OPA688 an ideal choice for a wide range of high-frequency applications.

Many high-speed applications, such as driving ADCs, require op amps with low output impedance. As shown in the typical performance curve "Output Impedance vs Frequency", the OPA688 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency, since loop gain decreases with frequency.



thermal considerations

The OPA688 will not require heat-sinking under most operating conditions. Maximum desired junction temperature will set a maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 150°C.

The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and the additional power dissipated in the output stage (P_{DL}) while delivering load power. P_{DQ} is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} depends on the required output signals and loads. For a grounded resistive load, and equal biploar supplies, it is at a maximum when the output is at 1/2 either supply voltage. In this condition, P_{DL} = V_S²/(4R_L) where R_L includes the feedback network loading. Note that it is the power in the output stage, and not in the load, that comprises P_{DL}.

The operating junction temperature is: $T_J = T_A + P_D \Theta_{JA}$, where T_A is the ambient temperature.

For example, the maximum T_J for a OPA688M with G = +2, R_{FB} = 402 Ω , R_L = 100 Ω , and $\pm V_S$ = ± 5 V at the maximum T_A = + 85°C is calculated as:

 $P_{DO} = (10 V \times 20 mA) = 200 mW$

$$P_{DL} = \frac{(5 \text{ V})^2}{4 \times (100 \Omega \parallel 804 \Omega)} = 70 \text{ mW}$$

 $P_{D} = 200 \text{ mW} + 70 \text{ mW} = 270 \text{ mW}$

 $T_{J} = 85^{\circ}C + 270 \text{ mW} \times (119^{\circ}C/W) = 117^{\circ}C$

capacitive loads

Capacitive loads, such as the input to ADCs, will decrease the amplifier's phase margin, which may cause high-frequency peaking or oscillations. Capacitive loads \times 2 pF should be isolated by connecting a small resistor in series with the output as shown in Figure 40. Increasing the gain from +2 will improve the capacitive drive capabilities due to increased phase margin.




Figure 40. Driving Capacitive Loads

In general, capacitive loads should be minimized for optimum high-frequency performance. The capacitance of coax cable (29 pF/foot for RG-58) will not load the amplifier when the coaxial cable, or transmission line, is terminated in its characteristic impedance.



frequency response compensation

The OPA688 is internally compensated to be unity-gain stable, and has a nominal phase margin of 60° at a gain of +2. Phase margin and peaking improve at higher gains. Recall that an inverting gain of -1 is equivalent to a gain of +2 for bandwidth purposes (i.e., noise gain = 2).

Standard external compensation techniques work with this device. For example, in the inverting configuration, the bandwidth may be limited without modifying the inverting gain by placing a series RC network to ground on the inverting node. This has the effect of increasing the noise gain at high frequencies, which limits the bandwidth.

To maintain a wide bandwidth at high gains, cascade several op amps, or use the high gain optimized OPA689.

In applications where a large feedback resistor is required, such as photodiode transimpedance amplifier, the parasitic capacitance from the inverting input to ground causes peaking or oscillations. To compensate for this effect, connect a small capacitor in parallel with the feedback resistor. The bandwidth will be limited by the pole that the feedback resistor and this capacitor create. In other high gain applications, use a three resistor "Tee" network to reduce the RC time constants set by the parasitic capacitances. Be careful to not increase the noise generated by this feedback network too much.


pulse settling time

The OPA688 is capable of an extremely fast settling time in response to a pulse input. Frequency response flatness and phase linearity are needed to obtain the best settling times. For capacitive loads, such as an ADC, use the recommended R_S in the typical performance curve "R_S vs Capacitive Load". Extremely fine-scale settling (0.01%) requires close attention to ground return current in the supply decoupling capacitors.

The pulse settling characteristics when recovering from overdrive are very good.

distortion

The OPA688's distortion performance is specified for a 500- Ω load, such as an ADC. Driving loads with smaller resistance will increase the distortion as illustrated in Figure 41. Remember to include the feedback network in the load resistance calculations.






Figure 41. 5 MHz Harmonic Distortion vs Load Resistance





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
OPA688MJD	NRND	Production	CDIP SB (JD) 8	45 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	OPA688MJD
OPA688MJD.A	NRND	Production	CDIP SB (JD) 8	45 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	OPA688MJD

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated