











OPA656

ZHCSUK5I - DECEMBER 2001 - REVISED FEBRUARY 2024

OPA656 550Mhz 单位增益稳定 FET 输入运算放大器

1 特性

高带宽:

- 增益带宽积: 230MHz - 单位增益带宽:550MHz - 大信号带宽 (2V_{PP}): 150MHz

高精度:

- 输入失调电压:600 µ V (最大值) - 输入失调电压温漂:6 μ V/°C(最大值)

• 输入电压噪声:6nV/√Hz

• 输入偏置电流: 2pA


低失真(R_L = 200Ω, V_O = 2V_{PP}):

- 5MHz 时的 HD2、HD3: -80dBc、-100dBc

• 电源电压范围: 8V 至 12V

2 应用

- 高速数据采集 (DAQ)
- 医学和化学分析器
- 有源探头
- 示波器
- 光学通信模块
- 测试和测量前端
- 光学时域反射法 (OTDR)



宽带光电二极管跨阻放大器

3 说明

OPA656 组合了一个宽带单位增益稳定电压反馈运算放 大器和一个低噪声结型栅场效应晶体管 (JFET) 输入 级,可提供用于跨阻应用和高速数据采集前端的超高动 态范围放大器。极低的直流误差在光学应用以及测试和 测量中提供了很好的精度。

OPA656 具有超低输入电压噪声 (6nV/√Hz), 可在跨 阻应用中实现极低的集成噪声。高输入阻抗和低输入电 压噪声的组合使得 OPA656 成为适用于光学测试和通 信设备以及医疗和科学仪器的出色宽带跨阻放大器。


OPA656 具有 230MHz 的宽增益带宽。150MHz 的大 信号带宽和低失真使得 OPA656 非常适用于高速数字 转换器前端、有源探头以及其他测试和测量前端。

OPA656 可在 -40°C 至 +85°C 的工业温度范围内正常 运行。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
OPA656	D (SOIC , 8)	4.9mm × 6mm
	DBV (SOT-23 , 5)	2.9mm × 2.8mm

- (1) 如需更多信息,请参阅节 11。
- (2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



100kΩ 跨阻带宽



Table of Contents

1 特性	1
2 应用	1
3 说明	1
4 Device Comparison Table	
5 Pin Configuration and Functions	3
6 Specifications	
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	<mark>5</mark>
6.6 Electrical Characteristics: High Grade DC	
Specifications	7
6.7 Typical Characteristics: V _S = ±5 V	
7 Detailed Description	
7.1 Overview	14
7.2 Feature Description	14

7.3 Device Functional Modes	14
8 Application and Implementation	15
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	18
8.4 Layout	19
9 Device and Documentation Support	21
9.1 文档支持	<mark>2</mark> 1
9.2 接收文档更新通知	21
9.3 支持资源	21
9.4 Trademarks	21
9.5 静电放电警告	21
9.6 术语表	21
10 Revision History	21
11 Mechanical, Packaging, and Orderable	
Information	22

4 Device Comparison Table

DEVICE	V _S (V)	GBW (MHz)	SLEW RATE (V/ µs)	VOLTAGE NOISE (nV/ √ Hz)	MINIMUM STABLE GAIN (V/V)
OPA656	±6	230	550	6	1
OPA814	±6.3	250	750	5.3	1
OPA817	±6.3	400	1000	4.5	1
OPA818	±6.5	2700	1400	2.2	7
OPA659	±6.5	350	2550	8.9	1
THS4631	±15	210	1000	7	1

Product Folder Links: OPA656



5 Pin Configuration and Functions






图 5-1. D Package, 8-Pin SOIC Surface-Mount (Top View)





Pin Orientation/Package Marking

图 5-2. DBV Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

	PIN				
	N) .	TYPE	DESCRIPTION	
NAME	D (SOIC)	DBV		3200.00	
NC	1, 5, 8	_	_	No internal connection	
V _{IN} -	2	4	Input	Inverting input	
V _{IN+}	3	3	Input	Noninverting input	
- V _S	4	2	Power	Negative power supply	
+V _S	7	5	Power	Positive power supply	
V _{OUT}	6	1	Output	Output of amplifier	

Product Folder Links: OPA656



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN MA	X UNIT
Vs	Supply voltage (total bipolar supplies)	±6	5 V
	Maximum dV _S /dT for supply turn-on and turn-off ⁽²⁾		1 V/µs
	Internal power dissipation	See Thermal Information	,
VI	Input voltage	- V _S +\	s V
V_{ID}	Differential input voltage	- V _S +\	s V
I _I	Continuous input current ⁽³⁾	±1	0 mA
Io	Continuous output current ⁽⁴⁾	±3	0 mA
TJ	Junction temperature	15	0 °C
T _{stg}	Storage temperature	- 65 12	5 °C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Staying less than this specification keeps the edge-triggered ESD absorption devices across the supply pins off.
- (3) Continuous input current limit for the ESD diodes to supply pins.
- (4) Long-term continuous current for electromigration limits.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _S	Total supply voltage	8	10	12	V
T _A	Ambient temperature	- 40	25	85	°C

6.4 Thermal Information

		OPA		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	_
R ₀ JA	Junction-to-ambient thermal resistance	123	154	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	63.1	88.7	°C/W
R ₀ JB	Junction-to-board thermal resistance	66.3	55.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.1	33.7	°C/W
Y _{JB}	Junction-to-board characterization parameter	65.5	55.1	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *OPA656*

English Data Sheet: SBOS196



6.5 Electrical Characteristics

at $T_A \cong 25^{\circ}C$, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250~\Omega$, $R_L = 100~\Omega$, and input and output referenced to mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE					
		G = +1 V/V, V_O = 200 m V_{PP} , R_F = 0 Ω		550		
OODW	One all airm at hear designs	$G = +2 \text{ V/V}, \text{ V}_{O} = 200 \text{ mV}_{PP}$		230		
SSBW	Small-signal bandwidth	$G = +5 \text{ V/V}, V_O = 200 \text{ mV}_{PP}$		59		MHz
		G = +10 V/V, V _O = 200 mV _{PP}		23		-
GBW	Gain-bandwidth product	G ≥ 10 V/V		230		MHz
	Bandwidth for 0.1-dB flatness	V _O = 200 mV _{PP}		50		MHz
	Peaking at G = +1 V/V	$V_{O} = 200 \text{ mV}_{PP}, R_{F} = 0 \Omega$		1		dB
LSBW	Large-signal bandwidth	$V_O = 2 V_{PP}$		130		MHz
SR	Slew rate	V _O = 1-V step		400		V/µs
	Rise-and-fall time	V _O = 0.2-V step		1.3		ns
	Settling time to 0.02%	V _O = 2-V step		19		ns
		$f = 5 \text{ MHz}, V_0 = 2 V_{PP}, R_L = 200 \Omega$		- 75		
HD2	Second-order harmonic distortion	$f = 5 \text{ MHz}, V_O = 2 V_{PP}, R_L > 500 \Omega$		- 78		dBc
		$f = 5 \text{ MHz}, V_O = 2 V_{PP}, R_L = 200 \Omega$		- 90		
HD3	Third-order harmonic distortion	$f = 5$ MHz, $V_O = 2 V_{PP}$, $R_L > 500 Ω$		- 100		dBc
e _N	Input voltage noise	f > 100 kHz		6		nV/ √ Hz
-14	Input current noise	f = 100 kHz		5		fA/ √ Hz
DC PFR	FORMANCE	. 100 1012				17 0 1112
50.2.	Open-loop voltage gain	V _O = 0 V	60	75		
A _{OL}		$V_0 = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	58			dB
		V _{CM} = 0 V		±0.2	±1.8	
V_{OS}	Input-referred offset voltage	$V_{CM} = 0 \text{ V, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$				mV
		V _{CM} = 0 V		±2	±2.6 ±12 ±12	
	Input offset voltage drift ⁽¹⁾	$V_{CM} = 0 \text{ V, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$				μV/°C
		V _{CM} = 0 V		±2	±20	
I_{B}	Input bias current	$V_{CM} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±5000	рА
		V _{CM} = 0 V		±1	±20	
I_{OS}	Input offset current	$V_{CM} = 0 \text{ V}, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		Ξ1	±5000	рА
INPUT		V _{CM} - 0 V, 1 _A 40 C to +65 C			13000	
INFUI			2.1	2.75		
CMIR	Most positive input voltage ⁽²⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.1	2.13		V
		1 _A = -40 C to +65 C		4.0		
CMIR	Most negative input voltage ⁽²⁾	T 4000 t + 2500		- 4.3	- 3.9	V
		$T_A = -40$ °C to +85°C			- 3.7	
CMIR	Most positive input voltage ⁽³⁾		2.6	3.25		V
	-	$T_A = -40$ °C to +85°C	2.4			
CMIR	Most negative input voltage ⁽³⁾			- 4.5	- 4	V
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			- 3.8	
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 0.5 \text{ V}$	80	90		dB
		$V_{CM} = \pm 0.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	76			
	Input impedance common-mode			10 ¹² 0.4		Ω pF

提交文档反馈

5



6.5 Electrical Characteristics (续)

at $T_A \cong 25^{\circ}C$, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250~\Omega$, $R_L = 100~\Omega$, and input and output referenced to mid-supply (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input impedance differential mode			10 ¹⁰ 2.6		Ω pF

English Data Sheet: SBOS196

6.5 Electrical Characteristics (续)

at $T_A \cong 25^{\circ}\text{C}$, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250~\Omega$, $R_L = 100~\Omega$, and input and output referenced to mid-supply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
		No Load	±3.7	±3.9		
	Voltage output swing	R _L = 100 Ω	±3.3	±3.5		V
		R _L = 100 Ω, T _A = -40°C to +85°C	±3.1			
	Current output, coursing		50	70		m A
	T	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	45			IIIA
	Current output sinking			- 70	- 50	m A
	Current output, sinking	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			- 45	mA
	Closed-loop output impedance	G = +1 V/V, f = 0.1 MHz		0.01		Ω
POWER	SUPPLY				'	
	Specified operating voltage			±5		V
	Maximum enerating valtage range				±6	V
	waximum operating voltage range	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±6	V
	Quiescent current		11.7	15	16.7	mA
IQ		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	11.1		16.8	IIIA
+PSRR	Positive newer supply rejection ratio	+V _S = 4.5 to 5.5 V	72	85		٩D
TFORK	Positive power-supply rejection ratio	+V _S = 4.5 to 5.5 V, T _A = -40°C to +85°C	68			dB
		- V _S = - 4.5 to - 5.5 V	56	80		
- PSRR	Negative power-supply rejection ratio	- V _S = -4.5 to -5.5 V, T _A = -40°C to +85°C	52			dB

⁽¹⁾ Based on electrical characterization of 32 devices. Minimum and maximum values are not specified by final automated test equipment (ATE) nor by QA sample testing. Typical specifications are ±1 sigma.

6.6 Electrical Characteristics: High Grade DC Specifications

at $T_A \cong 25^{\circ}C$, $V_S = \pm 5$ V, G = +2 V/V, $R_F = 250~\Omega$, $R_L = 100~\Omega$, and input and output referenced to mid-supply (unless otherwise noted)⁽¹⁾

	PARAMETER		MIN	NOM	MAX	UNIT	
V	Input referred effect voltage	V _{CM} = 0 V		±0.1	±0.6	m\/	
V _{OS}	Input-referred offset voltage	V _{CM} = 0 V, T _A = -40°C to +85°C			±0.9	mV	
	Input offset voltage drift	V _{CM} = 0 V		±2 ±6			
	Input offset voltage drift	V _{CM} = 0 V, T _A = -40°C to +85°C			±6	μV/°C	
I _B	Input bias current	V _{CM} = 0 V		±2	±20	nΛ	
		V _{CM} = 0 V, T _A = -40°C to +85°C			±1250	рA	
	la manta effectat a commanda	V _{CM} = 0 V		±1	±20	~ Λ	
los	Input offset current	V _{CM} = 0 V, T _A = -40°C to +85°C	35°C		±1250	pA	
CMRR	Common mode rejection ratio	V _{CM} = ±0.5 V	84	95		٩D	
CIVIKK	Common-mode rejection ratio	V_{CM} = ±0.5 V, T_A = -40°C to +85°C	83			dB	
+PSRR	Positive newer supply rejection ratio	+V _S = 4.5 to 5.5 V	74	90		dB	
	Positive power-supply rejection ratio	+V _S = 4.5 to 5.5 V, T _A = -40°C to +85°C	70			uБ	

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

1

⁽²⁾ Tested at 3 dB less than minimum specified CMRR at ±CMIR limits.

⁽³⁾ Input range to give > 53-dB CMRR.



at T_A \cong 25°C, V_S = ±5 V, G = +2 V/V, R_F = 250 Ω , R_L = 100 Ω , and input and output referenced to mid-supply (unless otherwise noted)⁽¹⁾


PARAMETER			MIN	NOM	MAX	UNIT
		$-V_S = -4.5 \text{ to } -5.5 \text{ V}$	62	85		
- PSRR	Negative power-supply rejection ratio	$-V_S = -4.5 \text{ to } -5.5 \text{ V}, T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C}$	58			dB

(1) All other specifications are the same as the standard-grade.

English Data Sheet: SBOS196

6.7 Typical Characteristics: $V_S = \pm 5 \text{ V}$

at T_A = 25°C, G = +2 V/V, R_F = 250 Ω , and R_L = 100 Ω (unless otherwise noted)




English Data Sheet: SBOS196



6.7 Typical Characteristics: $V_S = \pm 5 \text{ V}$ (continued)


at T_A = 25°C, G = +2 V/V, R_F = 250 Ω , and R_L = 100 Ω (unless otherwise noted)





6.7 Typical Characteristics: V_S = ±5 V (continued)


at T_A = 25°C, G = +2 V/V, R_F = 250 Ω , and R_L = 100 Ω (unless otherwise noted)





6.7 Typical Characteristics: $V_S = \pm 5 \text{ V}$ (continued)


at T_A = 25°C, G = +2 V/V, R_F = 250 $\,^{\Omega}$, and R_L = 100 $\,^{\Omega}$ (unless otherwise noted)





6.7 Typical Characteristics: $V_S = \pm 5 V$ (continued)

at T_A = 25°C, G = +2 V/V, R_F = 250 $\,^{\Omega}$, and R_L = 100 $\,^{\Omega}$ (unless otherwise noted)



Product Folder Links: OPA656

13

7 Detailed Description

7.1 Overview

The OPA656 is a high gain-bandwidth, voltage-feedback operational amplifier featuring a low-noise JFET input stage. The OPA656 is compensated to be unity-gain stable and finds wide use in applications that require high input impedance, such as optical front-end applications and test and measurement systems. For the best dc precision, a high-grade version (OPA656UB or OPA656NB) is available that specifies the key dc parameters to even tighter limits.

7.2 Feature Description

7.2.1 Input and ESD Protection

The OPA656 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the table of *Absolute Maximum Ratings*. 图 7-1 shows how all device pins are protected with internal ESD protection diodes to the power supplies.




图 7-1. Internal ESD Protection

Along with ESD protection, these diodes provide moderate protection to input overdrive voltages greater than the supplies. The protection diodes typically support 10 mA of continuous current. Where higher currents are possible (for example, in systems with ±12-V supply parts driving into the OPA656), add current limiting series resistors into the two inputs. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response.

7.3 Device Functional Modes

The OPA656 has a single functional mode and is operational when the power-supply voltage is greater than 8 V. The maximum power supply voltage for the OPA656 is 12 V (±6 V). The OPA656 can be operated on both single and dual supplies.

Copyright © 2024 Texas Instruments Incorporated

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

8.1.1 Wideband, Noninverting Operation

The OPA656 provides a unique combination of a broadband, unity gain stable, voltage-feedback amplifier with the dc precision of a trimmed JFET-input stage. The very high gain bandwidth product (GBP) of 230 MHz can be used to either deliver high signal bandwidths for low-gain buffers, or to deliver broadband, low-noise transimpedance bandwidth to photodiode-detector applications. To achieve the full performance of the OPA656, careful attention to printed-circuit-board (PCB) layout and component selection is required, as discussed in the remaining sections of this data sheet.

⊠ 8-1 shows the noninverting gain of +2 V/V circuit used as the basis for most of the Typical Characteristics. Most of the curves were characterized using signal sources with $50-\Omega$ driving impedance, and with measurement equipment presenting a 50- Ω load impedance. In \mathbb{Z} 8-1, the 50- Ω shunt resistor at the V_1 terminal matches the source impedance of the test generator, while the 50- Ω series resistor at the V_{Ω} terminal provides a matching resistor for the measurement equipment load. Generally, data sheet voltage swing specifications are at the output pin (V_0 in 8-1) while output power specifications are at the matched 50- Ω load. The total 100- Ω load at the output combined with the 500- Ω total feedback network load, presents the OPA656 with an effective output load of 83 Ω for the circuit of \boxtimes 8-1.




图 8-1. Noninverting G = +2 V/V Specifications and Test Circuit

Voltage-feedback operational amplifiers, unlike current feedback products, can use a wide range of resistor values to set the gain. To retain a controlled frequency response for the noninverting voltage amplifier of \(\begin{align*} \exists 8-1, \\ \exists \exists \) ensure that the parallel combination of $R_F \parallel R_G$ is always < 200 Ω . In the noninverting configuration, the parallel combination of R_F || R_G forms a pole with the parasitic input capacitance at the inverting node of the OPA656 (including layout parasitics). For best performance, ensure this pole is at a frequency greater than the closedloop bandwidth for the OPA656. For this reason, TI recommends a direct short from the output to the inverting input for the unity-gain follower application.

Product Folder Links: OPA656

15

English Data Sheet: SBOS196

8.1.2 Wideband, Inverting Gain Operation

The circuit of \boxtimes 8-2 shows the inverting gain of -1 V/V test circuit used for most of the inverting typical characteristics. In this case, an additional resistor R_M is used to achieve the 50- Ω input impedance required by the test equipment using in characterization. This input impedance matching is optional in a circuit board environment where the OPA656 is used as an inverting amplifier at the output of a prior stage.

In this configuration, the feedback resistor acts as an additional load at output in parallel with the 100- Ω load used for test. Increase the R_F value to decrease the loading on the output (improving harmonic distortion) with the constraint that the parallel combination of R_F || R_G < 200 Ω . For higher gains with the dc precision provided by the FET input OPA656, consider the higher gain bandwidth product OPA814 or OPA818.




图 8-2. Inverting G = -1 V/V Specifications and Test Circuit

🛮 8-2 also shows the noninverting input tied directly to ground. Often, a bias current canceling resistor to ground is included here to null out the dc errors caused by input bias current effects. This resistor is only useful when the input bias currents are matched. For a JFET part such as the OPA656, the input bias currents do not match but are so low to begin with (< 20 pA) that dc errors due to input bias currents are negligible. Thus, no resistor is recommended at the noninverting inputs for the inverting signal path condition.

8.2 Typical Application

The high GBP and low input voltage and current noise for the OPA656 make the device an excellent wideband transimpedance amplifier for moderate to high transimpedance gains.




图 8-3. Wideband, High-Sensitivity, Transimpedance Amplifier

8.2.1 Design Requirements

Design a high-bandwidth, high-gain transimpedance amplifier with the design requirements shown in 表 8-1.

表 8-1. Design Requirements

TARGET BANDWIDTH (MHz)	TRANSIMPEDANCE GAIN $(K \Omega)$	PHOTODIODE CAPACITANCE (pF)		
4	100	20		

8.2.2 Detailed Design Procedure

Designs that require high bandwidth from a large area detector with relatively high transimpedance gain benefit from the low input voltage noise of the OPA656. This input voltage noise is peaked up over frequency by the diode source capacitance, and can, in many cases, become the limiting factor to input sensitivity. The key elements to the design are the expected diode capacitance (CD) with the reverse bias voltage (VB) applied the desired transimpedance gain, R_F, and the GBP for the OPA656 (230 MHz). 🛚 8-3 shows a transimpedance circuit with the parameters as described in 表 8-1. With these three variables set (and including the parasitic input capacitance for the OPA656 and the PCB added to C_D), the feedback capacitor value (C_F) can be set to control the frequency response. To achieve a maximally-flat second-order Butterworth frequency response, set the feedback pole to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}} \tag{1}$$

The input capacitance of the amplifier is the sum of the common-mode and differential capacitance (0.4 + 2.6) pF. The parasitic capacitance from the photodiode package and the PCB is approximately 0.3 pF. These values result in a total effective input capacitance of C_D = 23.3 pF. From 方程式 1, set the feedback pole at 2.8 MHz. Setting the pole at 2.8 MHz requires a total feedback capacitance of 0.57 pF

The approximate −3-dB bandwidth of the transimpedance amplifier circuit is given by:

$$f_{-3dB} = \sqrt{GBP / (2\pi R_F C_D)} Hz$$
 (2)

Product Folder Links: OPA656

17

方程式 2 estimates a closed-loop bandwidth of 3.96 MHz. The total feedback capacitance for the circuit used in the design is estimated to be 0.6 pF. The total feedback capacitance includes the physical 0.5 pF feedback capacitor in parallel with 100-fF of parasitic capacitance due to the feedback resistor and PCB trace. The parasitic capacitance from the PCB trace can be minimized by removing the ground and power planes in the feedback path. A TINA SPICE simulation of the circuit in 图 8-3 results in a closed-loop bandwidth of 4.2 MHz.


$$V_{OUTN} = \sqrt{(I_N R_F)^2 + 4kT R_F + {E_N}^2 + \frac{(E_N 2\pi C_D R_F F)^2}{3}}$$
(3)

where

- V_{OUTN} = Equivalent output noise when band-limited to F < 1 / (2 Ω RfCf)
- I_N = Input current noise for the operational amplifier inverting input
- E_N = Input voltage noise for the operational amplifier
- C_D = Diode capacitance including operational amplifier and PCB parasitic capacitance
- F = Band-limiting frequency in Hz (usually a postfilter before further signal processing)
- 4 kT = 1.6 e 20 J at T = 290 K

图 8-5 shows the frequency response of the design. The 4.2-MHz bandwidth of the circuit approximately matches the theoretical value calculated using 方程式 2.

8.2.3 Application Curves



8.3 Power Supply Recommendations

The OPA656 is intended to operate on supplies ranging from 8 V to 12 V. The OPA656 supports single-supply, split, balanced, and unbalanced bipolar supplies. The limit to lower supply-voltage operation is the useable input voltage range for the JFET-input stage. Operating from a single supply of 12 V can have numerous advantages. With the negative supply at ground, the dc errors due to the - PSRR term can be minimized. Typically, ac performance improves slightly at 12-V operation with a minimal increase in supply current.

8.4 Layout

8.4.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier like the OPA656 requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following.

- 1. Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability. On the noninverting input, parasitic capacitance can react with the source impedance to cause unintentional band-limiting. Ground and power metal planes act as one of the plates of a capacitor, while the signal trace metal acts as the other separated by PCB dielectric. To reduce this unwanted capacitance, minimize the routing of the feedback network. A plane cutout around and underneath the inverting input pin on all ground and power planes is recommended. Otherwise, make sure that ground and power planes are unbroken elsewhere on the board.
- 2. **Minimize the distance (less than 0.25 inches) from the power-supply pins to high-frequency decoupling capacitors.** Use high-quality, 100-pF to 0.1-μF, C0G- and NPO-type decoupling capacitors. These capacitors must have voltage ratings at least three times greater than the amplifiers maximum power supplies to provide a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. At the device pins, do not allow the ground and power plane layout to be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequencies, must be used on the supply pins. These larger capacitors can be placed further from the device and shared among several devices in the same area of the PCB.
- 3. Careful selection and placement of external components preserves the high-frequency performance of the OPA656. Use low-reactance resistors. Small form-factor, surface-mount resistors work best and allow a tighter overall layout. The output pin and inverting input pin are the most sensitive to parasitic capacitance; therefore, always position the feedback and series output resistor, if any, as close as possible to the inverting input and the output pin, respectively.

Place other network components, such as noninverting input termination resistors, close to the package. Even with a low parasitic capacitance at the noninverting input, high external resistor values can create significant time constants that can degrade performance. When the OPA656 is configured as a conventional voltage amplifier, keep the resistor values as low as possible and consistent with the load driving considerations. Decreasing the resistor values keeps the resistor noise terms low and minimizes the effect of the parasitic capacitance. However, lower resistor values increase the dynamic power consumption because $R_{\rm F}$ and $R_{\rm G}$ become part of the output load network of the amplifier.

8.4.1.1 Demonstration Fixtures

Two printed-circuit-boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA656 device in two package options. Both of these are offered as unpopulated PCBs, delivered with a user's guide. 表 8-2 shows the summary information for these fixtures.

表 8-2. Demonstration Fixtures by Package

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA656U	SO-8	DEM-OPA-SO-1A	SBOU009
OPA656N	SOT23-5	DEM-OPA-SOT-1A	SBOU010

Request the demonstration fixtures at the Texas Instruments website (www.ti.com) through the OPA656 product folder.

Product Folder Links: OPA656

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19

8.4.1.2 Thermal Considerations

The OPA656 does not require a heat sink or airflow in most applications. The following section describes how the maximum allowed junction temperature sets the maximum allowed internal power dissipation. Do not allow the maximum junction temperature to exceed 150°C.

The operating junction temperature (T_J) is given by $T_A + P_D \times R_{\theta JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}), and additional power dissipated in the output stage (P_{DL}) to deliver load power. Quiescent power is the specified no-load supply current times the total supply voltage across the device. The P_{DL} depends on the required output signal and load, but for a grounded resistive load, P_{DL} is at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for balanced, bipolar supplies). Under this condition, $P_{DL} = V_S^2 / (4 \times R_L)$, where R_L includes feedback network loading.

Be aware that the power in the output stage, and not into the load, determines internal power dissipation.


As a worst-case example, compute the maximum T_J using an OPA656N (SOT23-5 package) in the circuit of \boxtimes 8-1 operating at the maximum specified ambient temperature of 85°C and driving a grounded 100- Ω load.

$$P_D = 10 \text{ V} \times 16.8 \text{ mA} + 5^2 / (4 \times (100 \Omega \parallel 800 \Omega)) = 238 \text{ mW}$$
 (4)

Maximum
$$T_J = 85^{\circ}C + (0.238 \text{ W} \times 154^{\circ}C/\text{W}) = 121.6^{\circ}C.$$
 (5)

All actual applications operate at a lower internal power and junction temperature.

8.4.2 Layout Example






图 8-6. Layout Recommendation

Copyright © 2024 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 文档支持

9.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), *高速放大器跨阻注意事项* 应用报告
- 德州仪器 (TI), 光学前端系统参考设计
- 德州仪器 (TI), 更大限度扩展模拟 TIA 前端的动态范围 技术简介
- 德州仪器 (TI), 跨阻放大器须知 第1部分
- 德州仪器 (TI), 跨阻放大器须知 第2部分
- 德州仪器 (TI), 培训视频: 如何设计跨阻放大器电路
- 德州仪器 (TI), 培训视频:高速跨阻放大器设计流程

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

21



•	Updated the test conditions to add additional clarity, updated the table format and deleted the Test Level	_
•	column on <i>Electrical Characteristics</i> table	
•		
٠	Updated the <i>Electrical Characteristics AC performance</i> section with improved typical small-signal bandwidth, 0.1 dB flatness, large-signal bandwidth, slew rate, voltage noise, and distortion parameters	
•	Deleted differential gain and differential phase parameter from <i>Electrical Charactiristics</i> section	
•	· · ·	
	Changed the input current noise at f = 100 kHz from 1.3 fA/ \(\triangle Hz to 5 fA/ \(\triangle Hz\)	J
•	Updated the <i>Electrical Characteristics DC Performance, Input, Output, and Power supply</i> sections with improved typical open loop gain, CMRR and PSRR parameters	5
	Deleted 0°C to +70°C conditions across <i>Electrical Characteristics</i> section	
	Changed input offset current maximum from ±10 pA to ±20 pA	
•	Changed typical and maximum most negative input voltage for CMRR > 77 dB from - 4.5 V and - 4 V to - 4.3 V and - 3.9 V respectively	
•	Changed maximum most negative input voltage at - 40°C to +85°C for CMRR > 77 dB from - 3.8 V to - 3.7 V	
•	Changed the typical common mode input impedance from 10 ¹² 0.7 to 10 ¹² 0.4	
	Changed the typical differential mode input impedance from 10 ¹² 2.8 to 10 ¹⁰ 2.6	
	Changed minimum sourcing output current over - 40°C to +85°C from 46 mA to 45 mA	
	Changed maximum sinking output current over - 40°C to +85°C from - 46 mA to - 45 mA	
	Changed typical and maximum quiescent current from 14 mA to 15 mA and 16 mA to 16.7 mA respectively	
•	Changed maximum quiescent current over - 40°C to +85°C from 16.3 mA to 16.8 mA	
•	Updated the <i>High Grade DC Specifications</i> section with improved typical CMRR and PSRR parameters	
•	Changed input bias current and input offset current maximum in <i>High Grade DC Specifications</i> section from ±5 pA to ±20 pA	
•	Changed CMRR minimum in <i>High Grade DC Specifications</i> section from 88 dB to 84 dB	
•	Changed CMRR minimum in High Grade DC specifications over - 40°C to +85°C from 84 dB to 83 dB	7
•	Updated Typical Characteristics: $V_S = \pm 5 V$ section	
•	Changed the continuous current rating of the input protection diodes from 30 mA to 10 mA	
_		_
C	hanges from Revision G (November 2008) to Revision H (April 2015)	e
•	添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器	1
	件和文档支持 部分以及机械、封装和可订购信息 部分	
_		_
С	hanges from Revision F (March 2006) to Revision G (November 2008) Pag	е
•	Changed Storage temperature range from - 40°C to 125°C to - 65°C to 125°C	4
•	Deleted in the DC Performance section: Drift from Input Offset Current specifications	
		_
С	hanges from Revision E (March 2006) to Revision F (November 2008)	е
•	Added Design-In Tools paragraph and table	9

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

23-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA656N/250	Obsolete	Production	SOT-23 (DBV) 5	-	-	Call TI	Call TI	-40 to 85	B56
OPA656NB/250	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	B56
OPA656NB/250.B	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	B56
OPA656U	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	OPA 656U
OPA656U/2K5	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	OPA 656U
OPA656UB	Obsolete	Production	SOIC (D) 8		-	Call TI	Call TI	-40 to 85	OPA 656U B
OPA656UB/2K5	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI Nipdau	Level-3-260C-168 HR	-40 to 85	OPA (656U, B 656U) B
OPA656UB/2K5.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	OPA (656U, B 656U) B
OPA656UB/2K5.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	OPA (656U, B 656U) B
OPA656UG4	NRND	Production	SOIC (D) 8	75 TUBE	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA656NB/250	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA656UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA656NB/250	SOT-23	DBV	5	250	210.0	185.0	35.0
OPA656UB/2K5	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司