

**OPA4990-Q1** 

ZHCSTJ6A - OCTOBER 2023 - REVISED FEBRUARY 2024

# OPAx990-Q1 汽车类 40V 轨至轨输入或输出、低失调电压、低功耗运算放大器

# 1 特性

低失调电压:±300µV

低失调电压漂移:±0.6µV/°C 低噪声:30nV/√<del>Hz</del>(1kHz)

高共模抑制:115dB • 低偏置电流:±10pA • 轨至轨输入和输出

支持多路复用器的比较器输入:

- 放大器以最高达到电源轨的差分输入工作

- 放大器可用于开环中,也可用作比较器

高带宽:1.1MHz GBW 高压摆率:4.5V/us

低静态电流:每个放大器 120µA

• 宽电源电压: ±1.35V 至 ±20V, 2.7V 至 40V • 强大的 EMIRR 性能: 1.8GHz 时为 78dB 高达电源轨电压的差分和共模输入电压范围

# 2 应用

- 针对 AEC-Q100 1 级应用进行了优化
- 混合动力汽车/电动汽车逆变器和电机控制
- 车载充电器 (OBC) 和无线充电器
- 混合动力汽车/电动汽车电池管理系统 (BMS)
- 车身电子装置和照明
- 信息娱乐系统与仪表组
- 被动安全
- 动力总成电流传感器
- 高侧电流检测

### 3 说明

OPAx990-Q1 系列 (OPA990-Q1、OPA2990-Q1 和 OPA4990-Q1) 是高压 (40V) 通用运算放大器系列。这 些器件具有出色的直流精度和交流性能,包括轨至轨输 入或输出、低失调电压(典型值为 ±300µV)和低温漂 (典型值为 ±0.6µV/°C)。


OPAx990-Q1 具有高达电源轨电压的差分和共模输入 电压范围、高短路电流 (±80mA) 和高压摆率 (4.5V/µs) 等独特功能,是一款极其灵活且稳健的高性能运算放大 器,适用于各种高压汽车类应用。

OPAx990-Q1 系列运算放大器采用多种标准封装(如 SOT-23、SOIC 和 TSSOP),其额定工作温度范围为 - 40°C 至 125°C。

#### 器件信息

	THE I			
器件型号	通道数	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值) (3)	
OPA990-Q1	单通道	DBV ( SOT-23 , 5 )	2.9mm x 1.6mm	
		DCK ( SC70 , 5 ) (2)	2mm x 1.25mm	
		D ( SOIC , 8 ) (2)	4.9mm x 3.9mm	
OPA2990-Q1	双通道	DGK ( VSSOP , 8 )	3mm x 3mm	
OPA4990-Q1	四通道	D ( SOIC , 14 ) (2)	8.65mm x 3.9mm	
OF A4330-Q 1	四地坦	PW ( TSSOP , 14 )	5mm x 4.4mm	

- 有关更多信息,请参阅节10。 (1)
- (2) 此封装为仅预发布状态。
- 封装尺寸(长×宽)为标称值,不包括引脚。



OPAx990-Q1 应用于高压多路复用数据采集系统



# **Table of Contents**

<b>1</b> 特性	7 Application and Implementation	27
2 应用	7.1 Application Information	
	7.2 Typical Applications	<mark>2</mark> 7
4 Pin Configuration and Function2	7.3 Power Supply Recommendations	29
5 Specifications5	7.4 Layout	
5.1 Absolute Maximum Ratings5	8 Device and Documentation Support	
5.2 ESD Ratings 5	8.1 Device Support	32
5.3 Recommended Operating Conditions5	8.2 Documentation Support	32
5.4 Thermal Information for Single Channel6	8.3 接收文档更新通知	32
5.5 Thermal Information for Dual Channel6	8.4 支持资源	32
5.6 Thermal Information for Quad Channel6	8.5 Trademarks	32
5.7 Electrical Characteristics7	8.6 静电放电警告	32
5.8 Typical Characteristics9	8.7 术语表	
6 Detailed Description17	9 Revision History	
6.1 Overview17	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram17	Information	33
6.3 Feature Description18	10.1 Tape and Reel Information	
6.4 Device Functional Modes26	10.2 Mechanical Data	

# 4 Pin Configuration and Function




图 4-1. OPA990-Q1 DBV Package, 5-Pin SOT-23 (Top View)




图 4-2. OPA990-Q1 DCK Package, 5-Pin SC70 (Top View)

表 4-1. Pin Functions: OPA990-Q1

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	DBV	DCK	I IIFE	DESCRIPTION	
IN+	3	1	I	Noninverting input	
IN -	4	3	I	Inverting input	
OUT	1	4	0	Output	
V+	5	5	_	Positive (highest) power supply	
V -	2	2	_	Negative (lowest) power supply	

(1) I = input, O = output






图 4-3. OPA2990-Q1 D and DGK Package, 8-Pin SOIC and VSSOP (Top View)

表 4-2. Pin Functions: OPA2990-Q1

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	I I I PE\''	DESCRIPTION	
IN1+	3	I	Noninverting input, channel 1	
IN1 -	2	I	Inverting input, channel 1	
IN2+	5	I	Noninverting input, channel 2	
IN2 -	6	I	Inverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V+	8	_	Positive (highest) power supply	
V -	4	_	Negative (lowest) power supply	

<sup>(1)</sup> I = input, O = output






图 4-4. OPA4990-Q1 D and PW Package, 14-Pin SOIC and TSSOP (Top View)

表 4-3. Pin Functions: OPA4990-Q1

	PIN	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	III Functions. OFA4990-Q1
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
			Naninyarting input abanyal 1
IN1+	3	1	Noninverting input, channel 1
IN1 -	2	1	Inverting input, channel 1
IN2+	5	1	Noninverting input, channel 2
IN2 -	6	1	Inverting input, channel 2
IN3+	10	I	Noninverting input, channel 3
IN3 -	9	I	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4 -	13	I	Inverting input, channel 4
NC	_	_	Do not connect
OUT1	1	0	Output, channel 1
OUT2	7	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
V+	4	_	Positive (highest) power supply
V -	11	_	Negative (lowest) power supply

(1) I = input, O = output



# **5 Specifications**

#### 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V <sub>S</sub> = (V+)	- (V - )	0	42	V
	Common-mode voltage <sup>(3)</sup>	(V - ) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage <sup>(3)</sup>		V <sub>S</sub> + 0.2	V
	Current <sup>(3)</sup>	- 10	10	mA
Output short-circuit <sup>(2)</sup>		Continuous		
Operating ambient temper	rature, T <sub>A</sub>	- 55	150	°C
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

- (1) Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package. Extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual destruction. For more information, see the *Thermal Protection* section.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) - (V -)	2.7	40	V
VI	Input voltage range	(V - ) - 0.2	(V+) + 0.2	V
T <sub>A</sub>	Specified temperature	- 40	125	°C

Product Folder Links: OPA4990-Q1



# 5.4 Thermal Information for Single Channel

		OPA9	OPA990-Q1		
	THERMAL METRIC(1)	DBV (SOT-23)	DCK (SC70)	UNIT	
		5 PINS	5 PINS		
R <sub> θ JA</sub>	Junction-to-ambient thermal resistance	192.1	204.6	°C/W	
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	113.6	116.5	°C/W	
R <sub>0</sub> JB	Junction-to-board thermal resistance	60.5	51.8	°C/W	
ΨJT	Junction-to-top characterization parameter	37.2	24.9	°C/W	
Ψ ЈВ	Junction-to-board characterization parameter	60.3	51.5	°C/W	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 5.5 Thermal Information for Dual Channel

		OPA	OPA2990-Q1		
	THERMAL METRIC(1)	THERMAL METRIC <sup>(1)</sup> D (SOIC)		UNIT	
		8 PINS	8 PINS		
R <sub> θ JA</sub>	Junction-to-ambient thermal resistance	138.7	189.3	°C/W	
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	78.7	75.8	°C/W	
R <sub>0</sub> JB	Junction-to-board thermal resistance	82.2	111.0	°C/W	
ψJT	Junction-to-top characterization parameter	27.8	15.4	°C/W	
ψ ЈВ	Junction-to-board characterization parameter	81.4	109.3	°C/W	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 5.6 Thermal Information for Quad Channel

		OPA4	990-Q1	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	105.2	134.7	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	61.2	55.0	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	61.1	79.0	°C/W
ψ ЈТ	Junction-to-top characterization parameter	21.4	9.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	60.7	78.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

提交文档反馈



### 5.7 Electrical Characteristics

For  $V_S$  = (V+) - (V - ) = 2.7V to 40V (±1.35V to ±20V) at  $T_A$  = 25°C,  $R_L$  = 10k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{O\ UT}$  =  $V_S$  / 2, unless otherwise noted.

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT	
OFFSET V	/OLTAGE							
.,		., .,			±0.3	±2.1	.,	
V <sub>OS</sub>	Input offset voltage	V <sub>CM</sub> = V -	T <sub>A</sub> = -40°C to 125°C			±2.26	mV	
dV <sub>OS</sub> /dT	Input offset voltage drift		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		±0.6		μV/°C	
PSRR	Input offset voltage versus	$V_{CM} = V - , V_S = 4V \text{ to } 40V$	T - 40°C t- 405°C		±0.1	±1.3	µV/V	
PORK	power supply	$V_{CM} = V - , V_S = 2.7V \text{ to } 40V^{(1)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±0.75	±10	μν/ν	
	Channel separation	f = 0Hz	1		5		μV/V	
INPUT BIA	AS CURRENT							
I <sub>B</sub>	Input bias current				±10		pA	
I <sub>os</sub>	Input offset current				±5		pА	
NOISE								
E <sub>N</sub>	Input voltage noise	f = 0.1Hz to 10Hz			6		$\mu V_{PP}$	
-N	input voltage noise	0.1112.00 10112			1		$\mu V_{RMS}$	
e <sub>N</sub>	Input voltage noise density	f = 1kHz			30		nV/√ <del>Hz</del>	
-IN	put relage helde delienty	f = 10kHz			28		1107 1112	
i <sub>N</sub>	Input current noise	f = 1kHz			2		fA/ √ Hz	
INPUT VO	LTAGE RANGE	_						
$V_{CM}$	Common-mode voltage range			(V - ) - 0.2		(V+) + 0.2	V	
		V <sub>S</sub> = 40V, (V - ) - 0.1V < V <sub>CM</sub> < (V+) - 2V (PMOS pair)		97	115			
		V <sub>S</sub> = 4V, (V - ) - 0.1V < V <sub>CM</sub> < (V+) - 2V (PMOS pair)		72	90		dB	
CMRR	Common-mode rejection ratio	$V_S = 2.7V, (V - ) - 0.1V < V_{CM} < (V+) - 2V (PMOS pair)^{(1)}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	70	90		uБ	
		V <sub>S</sub> = 2.7 - 40V, (V+) - 1V < V <sub>CM</sub> < (V+) + 0.1V (NMOS pair)			80			
		(V+) - 2V < V <sub>CM</sub> < (V+) - 1V		See Offset Vol	tage (Transit Characterist		the <i>Typical</i>	
INPUT CA	PACITANCE							
Z <sub>ID</sub>	Differential				540    3		GΩ   pF	
Z <sub>ICM</sub>	Common-mode				6    1		TΩ   pF	



# 5.7 Electrical Characteristics (续)

For  $V_S$  = (V+) - (V - ) = 2.7V to 40V (±1.35V to ±20V) at  $T_A$  = 25°C,  $R_L$  = 10k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPEN-LOC	OP GAIN						
		$V_S = 40V, V_{CM} = V_S / 2,$		120	145		
		$(V - ) + 0.1V < V_O < (V+) - 0.1V$	T <sub>A</sub> = -40°C to 125°C		142		-ID
ı		$V_S = 4V, V_{CM} = V_S / 2,$		104	130		dB
A <sub>OL</sub>	Open-loop voltage gain	$(V - ) + 0.1V < V_O < (V+) - 0.1$	T <sub>A</sub> = -40°C to 125°C		125		
		$V_S = 2.7V, V_{CM} = V_S / 2,$		99	118		dB
		$(V - ) + 0.1V < V_O < (V+) - 0.1V(1)$	T <sub>A</sub> = -40°C to 125°C		117		dB
FREQUEN	CY RESPONSE	1					
GBW	Gain-bandwidth product				1.1		MHz
SR	Slew rate	V <sub>S</sub> = 40V, G = +1, C <sub>L</sub> = 20pF			4.5		V/ μ s
		To 0.1%, V <sub>S</sub> = 40V, V <sub>STEP</sub> = 10V ,	G = +1, CL = 20pF		4		
l.		To 0.1%, V <sub>S</sub> = 40V, V <sub>STEP</sub> = 2V , 0	G = +1, CL = 20pF	2			
t <sub>S</sub>	Settling time	To 0.01%, V <sub>S</sub> = 40V, V <sub>STEP</sub> = 10V	5			μs	
		To 0.01%, $V_S = 40V$ , $V_{STEP} = 2V$ ,	G = +1, CL = 20pF		3		
	Phase margin	$G = +1, R_L = 10k\Omega, C_L = 20pF$		60			0
<del></del>	Overload recovery time	$V_{IN} \times gain > V_{S}$ 600					
THD+N	Total harmonic distortion + noise	V <sub>S</sub> = 40V, V <sub>O</sub> = 1V <sub>RMS</sub> , G = 1, f =	(	0.00162%			
OUTPUT							
			V <sub>S</sub> = 40V, R <sub>L</sub> = no load		2		
			$V_S = 40V$ , $R_L = 10k\Omega$		45	60	
	Voltage output awing from	Positive and negative	$V_S = 40V, R_L = 2k\Omega$		200	300	
	Voltage output swing from rail	rail headroom	V <sub>S</sub> = 2.7V, R <sub>L</sub> = no load		1		mV
			$V_S = 2.7V$ , $R_L = 10k\Omega$		5		
			$V_S = 2.7V$ , $R_L = 2k\Omega$		25	50	
I <sub>SC</sub>	Short-circuit current				±80		mA
C <sub>LOAD</sub>	Capacitive load drive			See Small-Signa Typi	al Overshoot ve		
Z <sub>O</sub>	Open-loop output impedance	f = 1MHz, I <sub>O</sub> = 0 A			575		Ω
POWER SI	UPPLY	•		•			
		OPA2990-Q1, OPA4990-Q1, I <sub>O</sub> =			120	150	
l-	Quiescent current per	0 A	T <sub>A</sub> = -40°C to 125°C			160	μA
IQ	amplifier	OPA990-Q1, I <sub>O</sub> = 0 A			130	170	μΑ
		OI 7330-Q1, 10 - 0 A	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			175	
	Turn-on time	At T <sub>A</sub> = 25°C, V <sub>S</sub> = 40V, V <sub>S</sub> ramp i	rate > 0.3V/µs		40		μs

(1) Specified by characterization only.

提交文档反馈


Copyright © 2024 Texas Instruments Incorporated

8




# 5.8 Typical Characteristics

at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)






at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)






at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)



English Data Sheet: SBOSAH7




at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)





at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)




English Data Sheet: SBOSAH7

13



at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)




提交文档反馈

图 5-35. Phase Margin vs Capacitive Load




at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 20$ V, V<sub>CM</sub> = V<sub>S</sub> / 2, R<sub>LOAD</sub> = 10 k  $\Omega$  connected to V<sub>S</sub> / 2, and C<sub>L</sub> = 10pF (unless otherwise noted)





at  $T_A$  = 25°C,  $V_S$  = ±20V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k  $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 10pF (unless otherwise noted)





# **6 Detailed Description**


### 6.1 Overview

The OPAx990-Q1 family (OPA990-Q1, OPA2990-Q1, and OPA4990-Q1) is a family of high voltage (40V) general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input or output, low offset (±300μV, typ), and low offset drift (±0.6μV/°C, typ).

Unique features such as differential and common-mode input voltage range to the supply rail, high short-circuit current (±80mA), and high slew rate (4.5V/µs) make the OPAx990-Q1 an extremely flexible, robust, and highperformance operational amplifier for high-voltage automotive applications.

### **6.2 Functional Block Diagram**



17

English Data Sheet: SBOSAH7



### **6.3 Feature Description**

#### **6.3.1 Input Protection Circuitry**

The OPAx990-Q1 uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. 

6-1 shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in 6-2. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.




图 6-1. OPAx990-Q1 Input Protection Does Not Limit Differential Input Capability




图 6-2. Back-to-Back Diodes Create Settling Issues

The OPAx990-Q1 family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The OPA990-Q1 tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40V, making the device an excellent choice for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; for more information, see the MUX-Friendly Precision Operational Amplifiers application brief.



#### 6.3.2 EMI Rejection

The OPAx990-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx990-Q1 benefits from these design improvements. Texas Instruments developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. 图 6-3 shows the results of this testing on the OPAx990-Q1. 表 6-1 provides the EMIRR IN+ values for the OPAx990-Q1 at particular frequencies commonly encountered in real-world applications. For detailed information on the topic of EMIRR performance as it relates to op amps, see the *EMI Rejection Ratio of Operational Amplifiers* application report.




图 6-3. EMIRR Testing

表 6-1. OPA990-Q1 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+				
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications					
900MHz	900MHz Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications					
1.8GHz	1.8GHz GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)					
2.4GHz	2.4GHz 802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, automotive, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)					
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8dB				
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	87.6dB				



#### 6.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPAx990-Q1 is 150°C. Exceeding this temperature causes damage to the device. The OPAx990-Q1 has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. Sec. 16-4 shows an application example for the OPA990-Q1 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature must reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. Sec. 16-4 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R<sub>L</sub>. If the condition that caused excessive power dissipation is not removed, then the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.




图 6-4. Thermal Protection

#### 6.3.4 Capacitive Load and Stability

The OPAx990-Q1 features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. As shown in 6-5 and 6-6, increasing the gain enhances the ability of the amplifier to drive greater capacitive loads. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.




图 6-5. Small-Signal Overshoot vs Capacitive Load (10mV Output Step, G = 1)




图 6-6. Small-Signal Overshoot vs Capacitive Load (10mV Output Step, G = -1)






图 6-7. Extending Capacitive Load Drive With the OPA990-Q1



#### 6.3.5 Common-Mode Voltage Range

The OPAx990-Q1 is a 40V, true rail-to-rail input operational amplifier with an input common-mode range that extends 200 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in 86-8. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 2V. There is a small transition region, typically (V+) - 2V to (V+) - 1V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

5-5 shows this transition region for a typical device in terms of input voltage offset in more detail.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




图 6-8. Rail-to-Rail Input Stage

#### 6.3.6 Phase Reversal Protection

The OPAx990-Q1 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx990-Q1 is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in \$\exists 6-9\$. For more information on phase reversal, see Op Amps With Complementary-Pair Input Stages application note.






图 6-9. No Phase Reversal



#### 6.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. 

6-10 shows an illustration of the ESD circuits contained in the OPAx990-Q1 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 6-10. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and has a very high voltage (for example; 1kV, 100ns), whereas an EOS event is long in duration and has a lower voltage (for example; 50V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.



#### 6.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx990-Q1 is approximately 600ns.

#### 6.3.9 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the target value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* (*bell curve*), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.




图 6-11. Gaussian Distribution

 $\boxtimes$  6-11 shows an example distribution, where  $\mu$ , or mu, is the mean of the distribution, and where  $\sigma$ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu - \sigma$  to  $\mu + \sigma$ ).

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ( $\mu$  +  $\sigma$ ) to most accurately represent the typical value.



This chart can be used to calculate approximate probability of a specification in a unit; for example, for OPAx990-Q1, the typical input voltage offset is  $300\mu\text{V}$ , so 68.2% of all OPAx990-Q1 devices are expected to have an offset from  $-300\mu\text{V}$  to  $+300\mu\text{V}$ . At 4  $\sigma$  ( $\pm1200\mu\text{V}$ ), 99.9937% of the distribution has an offset voltage less than  $\pm1200\mu\text{V}$ , which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are specified by TI, and units outside these limits will be removed from production material. For example, the OPAx990-Q1 family has a maximum offset voltage of 2.1 mV at 25°C, and even though this corresponds to 7  $\,^{\circ}$  , which is extremely unlikely, any unit with larger offset than 2.1 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for the application, and design worst-case conditions using this value. For example, the 6  $\sigma$  value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the OPAx990-Q1 family does not have a maximum or minimum for offset voltage drift, but based on  $\Xi$  5-2 and the typical value of  $0.6\mu\text{V/°C}$  in the *Electrical Characteristics* table, it can be calculated that the 6-  $\sigma$  value for offset voltage drift is about  $3.6\mu\text{V/°C}$ . When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should only be used to estimate the performance of a device.

#### 6.4 Device Functional Modes

The OPAx990-Q1 has a single functional mode and is operational when the power-supply voltage is greater than or equal to 2.7V (±1.35V). The maximum power supply voltage for the OPAx990-Q1 is 40V (±20V).



# 7 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The OPAx990-Q1 family offers excellent DC precision and AC performance. These devices operate up to 40V supply rails and offer true rail-to-rail input or output, low offset voltage and offset voltage drift, as well as 1.1MHz bandwidth and high output drive. These features make the OPAx990-Q1 a robust, high-performance operational amplifier for high-voltage automotive applications.

#### 7.2 Typical Applications

#### 7.2.1 Low-Side Current Measurement

⊠ 7-1 shows the OPAx990-Q1 configured in a low-side current sensing application. For a full analysis of the circuit shown in ☒ 7-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.




图 7-1. OPAx990-Q1 in a Low-Side, Current-Sensing Application

#### 7.2.1.1 Design Requirements

The design requirements for this design are:

Load current: 0 A to 1 AOutput voltage: 4.9V

Maximum shunt voltage: 100 mV



#### 7.2.1.2 Detailed Design Procedure

The transfer function of the circuit in 图 7-1 is given in 方程式 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \tag{1}$$

The load current (I<sub>LOAD</sub>) produces a voltage drop across the shunt resistor (R<sub>SHUNT</sub>). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using 方程式 2.

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100 \, mV}{1 \, A} = 100 \, m\Omega \tag{2}$$

Using 方程式 2, R<sub>SHUNT</sub> is calculated to be 100 m  $\Omega$ . The voltage drop produced by I<sub>LOAD</sub> and R<sub>SHUNT</sub> is amplified by the OPA990-Q1 to produce an output voltage of 0V to 4.9V. The gain needed by the OPA990-Q1 to produce the necessary output voltage is calculated using 方程式 3.

$$Gain = \frac{(V_{OUT\_MAX} - V_{OUT\_MIN})}{(V_{IN\_MAX} - V_{IN\_MIN})}$$
(3)

Using 方程式 3, the required gain is calculated to be 49V/V, which is set with resistors  $R_F$  and  $R_G$ . 方程式 4 is used to size the resistors, R<sub>F</sub> and R<sub>G</sub>, to set the gain of the OPA990-Q1 to 49V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{4}$$

Choosing R<sub>F</sub> as 360 k $\Omega$ , R<sub>G</sub> is calculated to be 7.5 k $\Omega$ . R<sub>F</sub> and R<sub>G</sub> were chosen as 360 k $\Omega$  and 7.5 k $\Omega$ because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. 🛭 7-2 shows the measured transfer function of the circuit shown in 🖺 7-1.

#### 7.2.1.3 Application Curve




图 7-2. Low-Side, Current-Sense, Transfer Function

#### 7.2.2 Slew Rate Limit for Input Protection

In control systems for valves or motors, abrupt changes in voltages or currents can cause mechanical damages. By controlling the slew rate of the command voltages into the drive circuits, the load voltages ramps up and down at a safe rate. For symmetrical slew-rate applications (positive slew rate equals negative slew rate), one additional op amp provides slew-rate control for a given analog gain stage. The unique input protection and high output current and slew rate of the OPAx990-Q1 make the device an optimal amplifier to achieve slew rate control for both dual- and single-supply systems. 

8 7-3 shows the OPA990-Q1 in a slew-rate limit design.






图 7-3. Slew Rate Limiter Uses One Op Amp

#### 7.3 Power Supply Recommendations

The OPAx990-Q1 is specified for operation from 2.7V to 40V (±1.35V to ±20V); many specifications apply from - 40°C to 125°C or with specific supply voltages and test conditions. For parameters that can exhibit significant variance regarding operating voltage or temperature, see the *Typical Characteristics* section.

Supply voltages larger than 40V can permanently damage the device; for more information, see the Absolute Maximum Ratings section.

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the Layout section.

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

For best operational performance, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Physically separate the digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, then crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in \( \begin{aligned} \text{7-5}, keeping RF and RG \end{aligned} \) close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

English Data Sheet: SBOSAH7

29



- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic
  package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
  remove moisture introduced into the device packaging during the cleaning process. A low temperature, post
  cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

#### 7.4.2 Layout Example




图 7-4. Schematic Representation




图 7-5. Operational Amplifier Board Layout for Noninverting Configuration




图 7-6. Example Layout for SC70 (DCK) Package






图 7-7. Example Layout for VSSOP-8 (DGK) Package

31

English Data Sheet: SBOSAH7



# 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

### 8.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, MUX-Friendly, Precision Operational Amplifiers application brief
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report
- Texas Instruments, Op Amps With Complementary-Pair Input Stages application note

#### 8.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击通知进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 8.4 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 8.5 Trademarks

TINA-TI<sup>™</sup> is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA<sup>™</sup> and DesignSoft<sup>™</sup> are trademarks of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

所有商标均为其各自所有者的财产。

#### 8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

Product Folder Links: OPA4990-Q1

#### 8.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 9 Revision History

注:以前版本的页码可能与当前版本的页码不同

# Changes from Revision \* (October 2023) to Revision A (February 2024)


**Page** 

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# 10.1 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0


_		
	A0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
Γ	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers
_		

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4990QPWRQ1	TSSOP	PW	14	3000	330	12.4	6.9	5.6	1.6	8	12	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4990QPWRQ1	TSSOP	PW	14	3000	356	356	35

35

English Data Sheet: SBOSAH7




#### 10.2 Mechanical Data

### **MECHANICAL DATA**

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





#### **LAND PATTERN DATA**



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA4990QPWRQ1	Active	Production	TSSOP (PW)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Q4990PW
OPA4990QPWRQ1.A	Active	Production	TSSOP (PW)   14	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Q4990PW

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA4990-Q1:

Catalog: OPA4990

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月