

1MHz, 微功耗, 低噪声, 轨到轨输入输出 (RRIO), 1.8V CMOS 运算放大器 价值线系列

查询样品: [OPA313](#), [OPA2313](#), [OPA4313](#)

特性

- 低 I_Q : 50 μ A/ch
- 宽电源电压: 1.8V 至 5.5V
- 低噪声: 1kHz 下为 25nV/ $\sqrt{\text{Hz}}$
- 增益带宽: 1MHz
- 低输入偏置电流: 0.2pA
- 低偏移电压: 0.5mV
- 单位增益稳定
- 内部射频 (RF) / 电磁干扰 (EMI) 滤波器
- 扩展温度范围:
-40°C 至 +125°C

应用范围

- 电池供电仪器:
 - 消费类应用、工业应用、医疗应用
 - 笔记本电脑、便携式媒体播放器
- 传感器信号调节:
 - 回路供电类应用
 - 笔记本电脑、便携式媒体播放器
- 无线传感器:
 - 住所安全
 - 远程感测
 - 无线仪表

说明

OPA313 系列单通道、双通道和四通道运算放大器代表了新一代的低成本、通用、微功耗运算放大器。轨到轨输入和输出摆幅, 低静态电流 (典型值 50 μ A) 与 1MHz 的宽带宽和极低噪声 (1kHz 时为 25nV/ $\sqrt{\text{Hz}}$) 组合在一起使得这个系列对于要求在成本和性能间达到很好平衡的多种电池供电类应用具有很大的吸引力。低输入偏置电流支持那些在具有兆欧级源阻抗的应用中使用的运算放大器。

OPA313 器件的稳健耐用设计方便了电路设计人员的使用: 负载电容高达 150pF 时单位增益稳定、一个集成的 RF/EMI 抑制滤波器、在过驱情况下无相位反转和高静电放电 (ESD) 保护 (4kV 人体模型 (HBM))。

这些器件针对低至 +1.8V (± 0.9 V) 和最高 +5.5V (± 2.75 V) 的低压运行进行了优化, 并且在电压为 1.8V, 3.3V 和 5V 时, 其额定运行温度范围为 -40°C 至 +125°C 的完全扩展温度范围。

OPA313 (单通道) 采用 SC70-5 和小外形尺寸晶体管 (SOT)23-5 封装。OPA2313 (双通道) 采用小外形尺寸 (SO)-8, 微型小外形尺寸 (MSOP)-8 和四方扁平无引线 (DFN)-8 封装。四通道 OPA4313 采用薄型小外形尺寸 (TSSOP)-14 封装。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012, Texas Instruments Incorporated
English Data Sheet: [SBOS649](#)



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

封装信息⁽¹⁾

产品	封装-引线	封装指示符	额定温度范围	封装标识
OPA313	SC70-5	DK	-40°C 至 125°C	SIE
	小外形尺寸晶体管封装 (SOT) 23-5	DBV	-40°C 至 125°C	SIF
OPA2313	SO-8	D	-40°C 至 125°C	OP2313
	MSOP-8	DGK	-40°C 至 125°C	OUSS
	DFN-8	DRG	-40°C 至 125°C	SDY
OPA4313	TSSOP-14	PW	-40°C 至 125°C	OPA4313

(1) 要获得最新的封装和订货信息，请参阅本文档末尾的封装选项附录，或者访问www.ti.com上的器件产品文件夹。

最大绝对额定值⁽¹⁾

在自然通风温度范围内运行测得，除非另有说明。

		OPA313 , OPA2313 , OPA4313	单位
电源电压		7	V
单输入端子	电压 ⁽²⁾	(V ₋)-0.5 至 (V ₊)+0.5	V
	电流 ⁽²⁾	±10	mA
输出短路 ⁽³⁾		连续	mA
运行温度, T _A		-40 至 +150	°C
存储温度, T _{stg}		-65 至 +150	°C
结温, T _J		+150	°C
静电放电 (ESD) 额定值	人体模型 (HBM)	4000	V
	充电器件模型 (CDM)	1000	V
	机器模型 (MM)	200	V

(1) 超过这些额定值的应力有可能造成永久损坏。长时间处于最大绝对额定情况下会降低设备的可靠性。这些只是应力额定值，在这些值或者任何超过那些所标明的条件下的功能运行并未注明。

(2) 输入端子被二极管钳制至电源轨。摆幅超过电源轨 0.5V 的输入信号的电流应该被限制在 10mA 或者更少。

(3) 短路至接地，每封装一个放大器。

电气特性：V_S = +1.8V 至 +5.5V⁽¹⁾

T_A = +25 °C 时，R_L = 10kΩ 被连接至 V_S/2，并且 V_{CM} = V_{OUT} = V_S/2，除非另外注明。

参数		测试条件	OPA313, OPA2313, OPA4313			单位
			最小值	典型值	最大值	
偏移电压						
V _{OS}	输入偏移电压			0.5	2.5	mV
dV _{OS} /dT	与温度间的关系	T _A =-40°C 至 +125°C		2		μV/°C
电源抑制比 (PSRR)	与电源的关系	T _A =-40°C 至 +125°C	74	90		dB
	通道分离, 直流	在直流		10		μV/V 时
输入电压范围						
V _{CM}	共模电压范围	无相位反向, 轨到轨输入	(V ₋)-0.2		(V ₊)+0.2	V
CMRR	共模抑制比	T _A =-40°C 至 +125°C 时, (V _S ⁻)-0.2V<V _{CM} <(V _S ⁺)-1.3V	70	85		dB
		V _S =1.8V, V _{CM} =-0.2V 至 +1.8V	58	73		dB
		T _A =-40°C 至 +125°C 时, V _S =1.8V, V _{CM} =-0.2V 至 +1.6V	58	70		dB
		T _A =-40°C 至 +125°C 时, V _S =5.5V, V _{CM} =-0.2V 至 5.7V ⁽²⁾	64	80		dB
输入偏置电流						
I _B	输入偏置电流			±0.2	±10	pA
		T _A =-40°C 至 +85°C			±50	pA
		T _A =-40°C 至 +125°C			±600	pA
I _{OS}	输入偏移电流			±0.2	±10	pA
		T _A =-40°C 至 +85°C			±50	pA
		T _A =-40°C 至 +125°C			±600	pA
噪声						
	输入电压噪声 (峰值至峰值)	f=0.1Hz 至 10Hz		6		μV _{PP}
e _n	输入电压噪声密度	f=10kHz		22		nV/√Hz
		f=1kHz		25		nV/√Hz
i _n	输入电流噪声密度	f=1kHz		5		fA/√Hz
输入电容						
C _{IN}	差分电压			1		pF
	共模			5		pF
开环增益						
A _{OL}	开环电压增益	T _A =-40°C 至 +125°C 时 V _S =1.8V, 0.1V<V _O <(V ₊)-0.1V	90	110		dB
		T _A =-40°C 至 +125°C 时 V _S =5.5V, 0.1V<V _O <(V ₊)-0.1V	104	116		dB
		T _A =-40°C 至 +125°C 时 V _S =1.8V, 0.3V<V _O <(V ₊)-0.3V, R _L =2kΩ ⁽²⁾	90	100		dB
		T _A =-40°C 至 +125°C 时 V _S =5.5V, 0.3V<V _O <(V ₊)-0.3V, R _L =2kΩ ⁽²⁾	100	110		dB
	相位裕量	V _S =5.0V, G=+1		65		度

(1) 最小或最大额定限值参数在 +25°C 时经 100% 生产测试，除非另外注明。温度范围内的限值基于特性和统计分析。

(2) 由设计和特性指定；未经生产测试。

电气特性：V_S = +1.8V 至 +5.5V⁽¹⁾ (continued)T_A = +25 °C 时，R_L = 10kΩ 被连接至 V_S/2，并且 V_{CM} = V_{OUT} = V_S/2，除非另外注明。

参数		测试条件	OPA313, OPA2313, OPA4313			单位
			最小值	典型值	最大值	
频率响应						
GBW	带宽增益产品	V _S =1.8V, C _L =10pF	0.9		MHz	
		V _S =5.0V, C _L =10pF	1		MHz	
SR	转换率	V _S =1.8V, G=+1	0.45		V/μs	
		V _S =5.0V, G=+1	0.5		V/μs	
t _S	稳定时间	到 0.1%, V _S =5.0V, 2V 阶跃, G=+1 时的稳定时间	5		μs	
		到 0.01%, V _S =5.0V, 2V 阶跃, G=+1 时的稳定时间	6		μs	
	过载恢复时间	V _S =5.0V, V _{IN} × 增益 > V _S	3		μs	
THD+N	总谐波失真 + 噪声 ⁽³⁾	V _S =5.0V, V _O =1V _{RMS} , G=+1, f=1kHz	0.0045 %			
输出						
V _O	自电源轨的输出电压摆幅	V _S =1.8V, R _L =100kΩ ⁽⁴⁾	5	15	mV	
		V _S =5.5V, R _L =100kΩ ⁽⁴⁾	5	20	mV	
		T _A =-40°C 至 +125°C, R _L =100 kΩ ⁽⁴⁾		30	mV	
		V _S =1.8V, R _L =2kΩ ⁽⁴⁾	25	50	mV	
		V _S =5.5V, R _L =2kΩ ⁽⁴⁾	75	100	mV	
		T _A =-40°C 至 +125°C, R _L =2kΩ		125	mV	
I _{SC}	短路电流	V _S =1.8V	±6		mA	
		V _S =5.5V	±15		mA	
		T _A =-40°C 至 +125°C, V _S =5.5V	±12		mA	
R _O	开环输出阻抗		2300		Ω	
电源						
V _S	额定电压范围		1.8 (±0.9)	5.5 (±2.75)	V	
I _Q	每个放大器的静态电流	I _O =0mA	50	60	μA	
		T _A =-40°C 至 +125°C, V _S =5.0V, I _O =0mA		85	μA	
	加电时间	V _S =0V 至 5V, 达到 90% I _Q 水平	10		μs	
温度						
	额定温度		-40	+125	°C	
	工作范围		-40	+150	°C	
	储存温度		-65	+150	°C	

(3) 三阶滤波器；-3dB 时的带宽 = 80kHz。

(4) 由设计和特性指定；未经生产测试。

热性能信息：OPA313

热度量 ⁽¹⁾		OPA313		单位
		DBV (SOT23)	DCK (SC70)	
		5 引脚	5 引脚	
θ_{JA}	结到环境热阻	228.5	281.4	°C/W
$\theta_{JC(top)}$	结至芯片外壳 (顶部) 热阻	99.1	91.6	
θ_{JB}	结至电路板热阻	54.6	59.6	
Ψ_{JT}	结至顶部的特征参数	7.7	1.5	
Ψ_{JB}	结至电路板的特征参数	53.8	58.8	
$\theta_{JC(bottom)}$	结至芯片外壳 (底部) 热阻	不可用	不可用	

(1) 有关传统和新的热 度量的更多信息，请参阅IC 封装热度量应用报告， [SPRA953](#)。

热性能信息：OPA2313

热度量 ⁽¹⁾		OPA2313			单位
		D (SO)	DGK (MSOP)	DRG (DFN)	
		8 引脚	8 引脚	8 引脚	
θ_{JA}	结到环境热阻	138.4	191.2	53.8	°C/W
$\theta_{JC(top)}$	结至芯片外壳 (顶部) 热阻	89.5	61.9	69.2	
θ_{JB}	结至电路板热阻	78.6	111.9	20.1	
Ψ_{JT}	结至顶部的特征参数	29.9	5.1	3.8	
Ψ_{JB}	结至电路板的特征参数	78.1	110.2	20.0	
$\theta_{JC(bottom)}$	结至芯片外壳 (底部) 热阻	不可用	不可用	11.6	

(1) 有关传统和新的热 度量的更多信息，请参阅IC 封装热度量应用报告， [SPRA953](#)。


热性能信息：OPA4313

热度量 ⁽¹⁾		OPA4313	单位
		PW (TSSOP)	
		14 引脚	
θ_{JA}	结到环境热阻	121.0	°C/W
$\theta_{JC(top)}$	结至芯片外壳 (顶部) 热阻	49.4	
θ_{JB}	结至电路板热阻	62.8	
Ψ_{JT}	结至顶部的特征参数	5.9	
Ψ_{JB}	结至电路板的特征参数	62.2	
$\theta_{JC(bottom)}$	结至芯片外壳 (底部) 热阻	不可用	


(1) 有关传统和新的热 度量的更多信息，请参阅IC 封装热度量应用报告， [SPRA953](#)。

引脚配置


DCK 封装
SC70-5
(顶视图)




D, DGK 封装
SO-8, MSOP-8
(顶视图)




DBV 封装
小外形尺寸晶体管封装 (SOT) 23-5
(顶视图)



DRG 封装⁽¹⁾
DFN-8
(顶视图)



PW 封装
TSSOP-14
(顶视图)



(1) 焊球间距：0.65mm

(2) 将散热垫连接至 V-。散热垫尺寸：1.8mm x 1.5mm。

典型特征
Table 1. 特征性能测量

标题	图表
开环增益和相位与频率间的关系	Figure 1
开环增益与温度间的关系	Figure 2
静态电流与电源电压间的关系	Figure 3
静态电流与温度间的关系	Figure 4
偏移电压产品分布	Figure 5
偏移电压漂移分布	Figure 6
偏移电压与共模电压间的关系 (最大电源)	Figure 7
偏移电压与温度间的关系	Figure 8
CMRR 和电源抑制比 (PSRR) 与频率间的关系 (RTI)	Figure 9
CMRR 和 PSRR 温度间的关系	Figure 10
0.1Hz 至 10Hz 输入电压噪声 (5.5V)	Figure 11
输入电压噪声频谱密度与频率间的关系 (1.8V , 5.5V)	Figure 12
输入电压噪声与共模电压间的关系 (5.5V)	Figure 13
输入偏置和偏移电流与温度间的关系	Figure 14
开环输出阻抗与频率间的关系	Figure 15
最大输出电压与频率和电源电压间的关系	Figure 16
输出电压摆幅与输出电流间的关系 (温度范围内)	Figure 17
G=1, -1, 10 时闭环增益与频率间的关系 (1.8V)	Figure 18
G=1, -1, 10 时闭环增益与频率间的关系 (5.5V)	Figure 19
小信号过冲与负载电容间的关系	Figure 20
相位裕量与电容负载间的关系	Figure 21
小信号阶跃响应, 非反相 (1.8V)	Figure 22
小信号阶跃响应, 非反相 (5.5V)	Figure 23
大信号阶跃响应, 非反相 (1.8V)	Figure 24
大信号阶跃响应, 非反相 (5.5V)	Figure 25
正过载恢复	Figure 26
负过载恢复	Figure 27
无相位反转	Figure 28
通道分离与频率间的关系 (双路)	Figure 29
THD+N 与振幅间的关系 (G=+1, 2k Ω , 10k Ω)	Figure 30
THD+N 与振幅间的关系 (G=-1, 2k Ω , 10k Ω)	Figure 31
THD+N 与频率间的关系 (0.5V _{RMS} , G=+1, 2k Ω , 10k Ω)	Figure 32
电磁干扰抑制比 (EMIRR) IN+ 与频率间的关系	Figure 33

典型特征

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 1. 开环增益和相位与频率间的关系




Figure 2. 开环增益与温度间的关系




Figure 3. 静态电流与电源间的关系




Figure 4. 静态电流与温度间的关系




Figure 5. 偏移电压产品分布




Figure 6. 偏移电压漂移分布

典型特征 (continued)

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 7. 偏移电压与共模电压间的关系




Figure 8. 偏移电压与温度间的关系




Figure 9. CMRR 和 PSRR 与频率间的关系 (以输入为基准)




Figure 10. CMRR 和 PSRR 与温度间的关系




Figure 11. 0.1Hz 至 10Hz 输入电压噪声




Figure 12. 输入电压噪声频谱密度与频率间的关系

典型特征 (continued)

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 13. 电压噪声与共模电压间的关系




Figure 14. 输入偏置和偏移电流与温度间的关系




Figure 15. 开环输出阻抗与频率间的关系




Figure 16. 最大输出电压与频率和电源电压间的关系




Figure 17. 输出电压摆幅与输出电流间的关系 (温度范围内)




Figure 18. 闭环增益与频率间的关系 (最小电源)

典型特征 (continued)

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 19. 闭环增益与频率间的关系 (最大电源)




Figure 20. 小信号过冲与负载电容间的关系




Figure 21. 相位裕量与电容负载间的关系




Figure 22. 小信号脉冲响应 (最小电源)




Figure 23. 小信号脉冲响应 (最大电源)




Figure 24. 大信号脉冲响应 (最小电源)

典型特征 (continued)

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 25. 大信号脉冲响应 (最大电源)




Figure 26. 正过载恢复




Figure 27. 负过载恢复




Figure 28. 无相位反转




Figure 29. 通道分离与频率间的关系




Figure 30. THD+N 与输出摆幅间的关系 (最小电源)

典型特征 (continued)

$T_A = +25^\circ\text{C}$ 时, $R_L = 10\text{k}\Omega$ 被连接至 $V_S/2$, 并且 $V_{CM} = V_{OUT} = V_S/2$, 除非另外注明。




Figure 31. THD+N 与输出摆幅间的关系 (最大电源)




Figure 32. THD+N 与频率间的关系




Figure 33. EMIRR IN+ 与频率间的关系

应用信息

OPA313 是一款专门为便携式应用而设计的低功耗、轨到轨输入和输出运算放大器。这些器件的运行电压介于 1.8V 至 5.5V，单位增益稳定，并且非常适合于大范围的通用应用。AB 类输出级能够驱动被连接至 $V+$ 和接地间任一点的小于等于 $10k\Omega$ 的负载。输入共模电压范围包括两个电源轨并且可在实际上实现 OPA313 系列在任一单电源应用中的使用。轨到轨输入和输出摆幅大大增加了动态范围，特别是在低电源应用中，并且使得此类产品非常适合于驱动采样模数转换器 (ADC)。

OPA313 特有 1MHz 带宽和 $0.5V/\mu s$ 转换率，每通道电源电流只有 $50\mu A$ ，从而在极低功耗下提供非常好的交流性能。在 1kHz 时为 DC 应用提供 $25nV/\sqrt{Hz}$ 的极低输入噪声电压，低输入偏置电流 ($0.2pA$)，和一个 $0.5mV$ (典型值) 的输入偏移电压。典型电压漂移为 $2\mu V/^\circ C$ ；在整个温度范围内，输入偏移电压变化只有 $200\mu V$ ($0.5mV$ 至 $0.7mV$)。

工作电压

OPA313 系列运算放大器在 $+1.8V$ 至 $+5.5V$ 额定电压范围内可保证运行。此外，很多应用可应用于 $-40^\circ C$ 至 $+125^\circ C$ 温度范围内。随工作电压或温度大幅变化的参数显示在 **典型特征** 图中。应使用 $0.01\mu F$ 陶瓷电容器将电源引脚旁通。

轨到轨输入

OPA313 系列的输入共模电压范围将电源轨扩展 $200mV$ 。此性能由一个互补输入级实现：与一个 P 通道差分对并联的 N 通道输入差分对，如 **Figure 34** 中所示。N 通道对于靠近正电源轨的输入电压有效，通常比正电源高 $(V+)-1.3V$ 至 $200mV$ ，而 P 通道针对低于负电源轨 $200mV$ 至大约 $(V+)-1.3V$ 间的输入打开。有一个小转换区域，通常介于 $(V+)-1.4V$ 至 $(V+)-1.2V$ 之间，在这个区间内两个对都打开。借助于过程变化，这个 $200mV$ 转换区域的变化可高达 $300mV$ 。因此，此转换区域（两个级都打开）在低端上的范围介于 $(V+)-1.7V$ 至 $(V+)-1.5V$ 之间，在高端上的范围高达 $(V+)-1.1V$ 至 $(V+)-0.9V$ 之间。在这个转换区域内，相对于这个区域外的器件运行，PSRR，CMRR，偏移电压，偏移漂移和 THD 有可能降级。




Figure 34. 简化电路原理图

输入和静电放电 (ESD) 保护

OPA313 系列在所有引脚上包含有内部静电放电 (ESD) 保护。在输入和输出引脚的情况下，这个保护主要包括连接在输入和电源引脚间的电流转向二极管。只要电流被限制在 **绝对最大额定值** 中所述的 $10mA$ 内，这些 ESD 保护二极管还提供电路内、输入过驱保护。**Figure 35** 显示了如何将一个串联输入电阻器添加至被驱动的输入来限制输入电流。这个增加的二极管在放大器输入上增加了热噪声并且它的值应该在噪声敏感应用中被保持在最小值。




Figure 35. 输入电流保护

共模抑制比 (CMRR)

针对 OPA313 的 CMRR 用几种不同的方法指定，这样对于一个给定的应用，可找到最佳的匹配；请见 [电气特性](#)。首先，给出了低于转换区域 $[V_{CM} < (V+) - 1.3V]$ 的共模范围内器件的 CMRR。当应用需要使用差分输入对中的一个时，这个技术规格是器件功能的最好指示。其次，整个共模范围内的 CMRR 在 $(V_{CM} = -0.2V \text{ 至 } 5.7V)$ 上指定。这个最终值包括转换区域内可见的变化（请见 [Figure 7](#)）。

EMI 磁化率和输入过滤

运算放大器随着器件对于电磁干扰 (EMI) 的磁化率而发生变化。如果被传导的 EMI 进入运算放大器，放大器输出上观察到的 dc 偏移当 EMI 出现时有可能偏离其标称值。这个偏离是由与内部半导体结相关的信号修整引起的。虽然 EMI 会影响所有运算放大器引脚功能，但是信号输入引脚最有可能受到影响。OPA313 运算放大器系列包含一个减少放大器对 EMI 响应的内部输入低通滤波器。这个滤波器提供共模和差分模式滤波。此滤波器针对大约 35MHz (-3dB) 的截止频率而设计，具有每十倍频 20dB 的下降率。

德州仪器 (TI) 已经开发出在 10MHz 至 6GHz 扩展宽频谱范围内准确测量和量化运算放大器抗扰度的功能。EMI 抑制比 (EMIRR) 度量可实现运算放大器与 EMI 抗扰度的直接比较。[Figure 33](#)图示了在 OPA313 系列上进行这个测试所得到的结果。也可在应用报告中找到详细信息，运算放大器的 EMI 抑制比([SBOA128](#))，可从[www.ti.com](#)内下载。

轨至轨输出

被设计成低功耗、低噪声运算放大器，OPA313 提供可靠耐用的输出驱动能力。一个具有共源晶体管 AB 类输出级被用于实现完全轨到轨输出摆幅功能。对于高达 10kΩ 的电阻负载，无论施加的电源电压是多少，输出摆幅通常在两个电源轨的 5mV 以内。不同的负载情况改变放大器摆动靠近电源轨的能力；请参考典型特征图，[输出电压摆幅与输出电流间的关系](#)。

电容负载和稳定性

OPA313 被设计用于需要驱动电容负载的应用中。但与所有运算放大器一起工作时，有具体的实例表明 OPA313 会变得不稳定。当确定放大器是否在运行中保持稳定时，需要考虑特定运算放大器电路配置、布局布线、增益和输出负载等因素。相对于运行在较高噪声增益上的放大器，一个用单位增益 (+1V/V) 配置来驱动电容负载的的运算放大器不稳定的可能性更大。与运算放大器输出电阻结合在一起的电容负载在反馈环路内生成一个使相位裕量降级的极点。相位裕量的降级随着负载电容的增加而增加。当运行在单位增益配置中时，OPA313 在纯电容负载达到大约 1nF 时仍然保持稳定。某些超大电容器 (C_L 大于 1 μ F) 的等效串联电阻足够改变反馈环路内的相位特性，从而使放大器保持稳定。增加放大器闭环增益使得放大器能够驱动更大的电容。当在更高电压增益上观察放大器的过冲响应时，这个增加的驱动能力会十分明显。请见典型特征图，[小信号过冲与电容负载间的关系](#)。

一个增加运行在单位增益配置中的放大器电容负载驱动能力的技巧是插入一个小电阻器，通常为 10 Ω 至 20 Ω ，与输出串联，如 [Figure 36](#) 中所示。这个电阻器大大减少了与大电容负载相关的过冲和振铃。然而，这个技巧的一个可能问题是这个增加的串联电阻和任一与负载电容并联的连接电阻会生成一个分压器。此电压分压器在输出上引入一个减少输出摆幅的增益错误。




Figure 36. 改进电容负载驱动

DFN 封装

OPA2313 (双通道版本) 使用 DFN 类型封装 (也称为小外形尺寸无引线 (SON) 封装)；这个封装是只在封装底部两侧有接触点的四方扁平无引线 (QFN) 封装。这个无引线封装大大增加了印刷电路板 (PCB) 尺寸并且通过一个外露散热垫来提高散热和电气特性。DFN 封装的一个主要优势是其 0.9mm 的低高度。DFN 封装物理尺寸小，具有更小的走线面积、改进的散热性能、减少的电气寄生，并且使用一个与其它诸如小外形尺寸 (SO) 和微型小外形尺寸 (MSOP) 等常见封装一致的引脚分配机制。此外，无外部引线也消除了引线弯曲问题的出现。

DFN 封装可使用标准 PCB 组装技巧轻松安装。请见应用说明，[QFN/SON PCB 附件 \(SLUA271\)](#) 和应用报告，[四方扁平无引线逻辑封装 \(SCBA017\)](#)，都可以从 www.ti.com 内下载。


NOTE

DFN 封装底部的外露引线框下垫板应该被连接至最低负电压 (V-)。

应用示例

常用配置

当接收到低电平信号时，经常需要限制即将进入系统的信号的带宽。建立这个受限带宽的最简单的方法是在放大器的非反相端子上放置一个 RC 滤波器，如Figure 37中所示。



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Figure 37. 单极点低通滤波器

如果需要更多的衰减，需要多个极点滤波器。Sallen-Key 滤波器可被用于完成此项工作，如Figure 38所示。为了获得最佳结果，放大器应该有一个 8 倍或 10 倍于滤波器频率带宽的带宽。不遵守这一原则会导致放大器的相位偏移。




Figure 38. 两极点低通 Sallen-Key 滤波器

修订历史记录

请注意：前一修订版的页码可能与当前版本的页码不同。

Changes from Original (September 2012) to Revision A	Page
• 将产品预览改为生产数据	1

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2313ID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2313
OPA2313ID.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2313
OPA2313IDGK	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OUSS
OPA2313IDGK.A	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OUSS
OPA2313IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OUSS
OPA2313IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OUSS
OPA2313IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2313
OPA2313IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2313
OPA2313IDRGR	Active	Production	SON (DRG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDY
OPA2313IDRGR.A	Active	Production	SON (DRG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDY
OPA2313IDRGT	Active	Production	SON (DRG) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDY
OPA2313IDRGT.A	Active	Production	SON (DRG) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDY
OPA2313IDRGTG4.A	Active	Production	SON (DRG) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDY
OPA313IDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIE
OPA313IDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIE
OPA313IDBVRG4.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIE
OPA313IDBVT	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIE
OPA313IDBVT.A	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIE
OPA313IDCKR	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIF
OPA313IDCKR.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIF
OPA313IDCKRG4.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIF
OPA313IDCKT	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIF
OPA313IDCKT.A	Active	Production	SC70 (DCK) 5	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIF
OPA4313IPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4313
OPA4313IPW.A	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4313
OPA4313IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4313
OPA4313IPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4313

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2313 :

- Automotive : [OPA2313-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2313IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA2313IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2313IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2313IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA313IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA313IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA313IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA4313IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2313IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2313IDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA2313IDRGR	SON	DRG	8	3000	346.0	346.0	33.0
OPA2313IDRGT	SON	DRG	8	250	210.0	185.0	35.0
OPA313IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA313IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA313IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
OPA4313IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA2313ID	D	SOIC	8	75	507	8	3940	4.32
OPA2313ID.A	D	SOIC	8	75	507	8	3940	4.32
OPA2313IDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
OPA2313IDGK.A	DGK	VSSOP	8	80	330	6.55	500	2.88
OPA4313IPW	PW	TSSOP	14	90	530	10.2	3600	3.5
OPA4313IPW.A	PW	TSSOP	14	90	530	10.2	3600	3.5



SOT - 1.1 max height

Technical drawing of a mechanical part showing three views: front, side, and top.

Front View:

- Overall dimensions: 2.4 (width) x 2.15 (height).
- Feature locations: 1.4 (width), 1.1 (width), 1.3 (height), 1.3 (height).
- Feature sizes: 0.15 (hole), 0.1 (hole).
- Feature control frames: PIN 1 INDEX AREA , NOTE 4 , NOTE 5 .
- Feature control frame for circular runout: 0.1 M .
- Feature control frame for surface texture: 0.1 C .

Side View:

- Overall dimensions: 1.1 MAX (width) x 0.1 (thickness).
- Feature control frame for circular runout: 0.1 C .

Top View:

- Overall dimensions: 0.46 TYP (width) x 0.22 TYP (height).
- Feature control frame for circular runout: 0.1 M .
- Feature control frame for surface texture: 0.1 C .


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024


NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.



4218885/A 03/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DRG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218885/A 03/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRG0008A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD





SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218885/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4220202/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK0008A

PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司